


AD-A100 784

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOL--ETC F/G 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P G RAETH
AFIT/GCS/EE/80D-12


UNCLASSIFIED

NL

I = 3
AFIT
04-0-94




DDC



LEVEL II

ADA100784



THIS DOCUMENT IS BEST QUALITY PRACTICABLE.
THE COPY FURNISHED TO DDC CONTAINED A
SIGNIFICANT NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.

DTIC
ELECTED

JUL 1 1981

S

D

DEPARTMENT OF THE AIR FORCE
AIR UNIVERSITY (ATC)
AIR FORCE INSTITUTE OF TECHNOLOGY

DTIC FILE COPY

Wright-Patterson Air Force Base, Ohio

DISTRIBUTION STATEMENT A

Approved for public release;
Distribution Unlimited

81 6 30 039

DISCLAIMER NOTICE

**THIS DOCUMENT IS BEST QUALITY
PRACTICABLE. THE COPY FURNISHED
TO DTIC CONTAINED A SIGNIFICANT
NUMBER OF PAGES WHICH DO NOT
REPRODUCE LEGIBLY.**

AFIT/GCS/EE/80D-12

Accession For	
NTIS	GRA&I
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/ _____	
Availability Codes	
Dist	Avail and/or Special
A	23 CD

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN

THESIS

AFIT/GCS/LE/80D-12 PETER C. RAETH
2LT USAF

DTIC
SELECTED
S JUL 1 1981 D
D

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

A FUNCTIONAL LEVEL PREPROCESSOR FOR
COMPUTER AIDED DIGITAL DESIGN.

THESIS

PRESENTED TO THE FACULTY OF THE SCHOOL OF ENGINEERING
OF THE AIR FORCE INSTITUTE OF TECHNOLOGY
AIR UNIVERSITY
IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE OF
MASTER OF SCIENCE
IN
COMPUTER ENGINEERING

BY

PETER G. RAETH, ASEET, BSEE

2LT USAF

GRADUATE COMPUTER SCIENCE

DEC 80

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

This work is dedicated to my parents,
two God fearing people who passed the
RAETH heritage on to their children.

Come, let us sing joyfully to the
Lord;
Let us proclaim the Rock of our
salvation.

PSALM 95:1

TABLE OF CONTENTS

DEDICATION.....	iii
LIST OF FIGURES.....	vi
PREFACE.....	1
ABSTRACT.....	3
1. INTRODUCTION.....	5
PROBLEM.....	5
GOAL.....	7
APPROACH.....	8
SCOPE.....	9
FOR FURTHER DISCUSSION.....	10
2. AN OVERVIEW OF THE COMPUTER AIDED DESIGN OF DIGITAL SYSTEMS...	11
DISCUSSION.....	11
TWO GENERAL TYPES OF SIMULATION.....	12
SUMMARY.....	14
3. BUILDING A SYSTEM USING BEHAVIORAL MODELS.....	15
THE GATE LEVEL AND BLACK BOX BEGINNING.....	16
USING THE BLACK BOX.....	16
EXPANDING THE BLACK BOX.....	16
4. SIMULATING BI-DIRECTIONAL LINES.....	17
INTRODUCING BI-DIRECTIONAL LINES.....	17
SALOGS SIMULATION OF BI-DIRECTIONAL LINES.....	18
5. CREATING A CHIPS' BEHAVIORAL MODEL.....	19
COMPLEXITY VS. DETAIL.....	19
SIMPLE TABLE DRIVEN MODELS.....	20
TABLE/EQUATION DRIVEN MODELS.....	23
TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS.....	23
FUNCTIONAL DESCRIPTION MODELS.....	25
MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS..	25
CONCLUSIONS.....	26
6. A FUNCTIONAL LEVEL MODELING LIBRARY.....	27
THE 4-16 DECODER.....	27
THE 2K X 8 ROM.....	29
THE 256 X 8 RAM.....	31
7. A REVIEW OF INDIVIDUAL FUNCTIONAL MODELING LANGUAGES.....	33
ISP.....	34
AHPL.....	35
PMS.....	35
FST.....	36
LALSD.....	36
SDL.....	37
IN SUMMARY.....	37

8.	CHOOSING A MODELING LANGUAGE.....	38
	SISL DETAILS.....	40
	SISL SYNTAX.....	41
	USER INTERFACE.....	42
	TRANSLATION TECHNIQUE.....	43
9.	PROJECT SUMMARY AND CONCLUSIONS.....	44
	BIBLIOGRAPHY.....	46
	APPENDICES.....	51
A.	SISL USERS GUIDE.....	51
B.	SISL SYNTAX DIAGRAMS.....	64
C.	SISL LISTING, FLOWCHARTS.....	74
D.	SALOGS USERS GUIDE.....	134
E.	DECODER SOFTWARE.....	158
F.	RAM DATA.....	162
G.	ROM DATA.....	173
H.	RUNNING SALOGS/SISL.....	184
	GLOSSARY.....	186
	VITA.....	189
	DDFORM 1473.....	190

LIST OF FIGURES

A TYPICAL CAD RUN.....	6
SALOGS RUN TIME SYSTEM.....	55
SISL RUN TIME SYSTEM.....	56
AN EXAMPLE OF A DIGITAL SYSTEM.....	58
AN EXAMPLE OF SISL.OUT.....	62
SISL SYNTAX DIAGRAMS.....	64
SISL FLOW CHARTS.....	74
ORIGINAL BLOCK DIAGRAM OF THE 256 X 8 RAM.....	163
IMPLEMENTED BLOCK DIAGRAM OF THE 256 X 8 RAM.....	164
OPERATIONAL FLOW CHART OF THE 256 X 8 RAM.....	165
ORIGINAL BLOCK DIAGRAM OF THE 2K X 8 ROM.....	174
IMPLEMENTED BLOCK DIAGRAM OF THE 2K X 8 ROM.....	175
OPERATIONAL FLOWCHART OF THE 2K X 8 ROM.....	176

PREFACE

There is no such thing as a one man show in the engineering profession. Vertly, many people have given me their willing and able support during this project. Principle among these has been my thesis committee. Dr. Gary Lamont as chairman provided much guidance as this my most ambitious project began. Being a software oriented person by trade and hobby, I had never gotten much involved with hardware at the chip level. Dr. John Borky as a committee member provided me with several important insights into the performance of various chips of the MOS variety. Dr. Walter Seward, the other committee member, helped me to get started on the DEC System 10, the primary tool of this investigation. All three proved quite patient with my naive beginnings and later with my attempts at writing.

Money and resources must come from somewhere and these were eagerly provided by the two sponsors. Mr. John M. Acken; Sandia National Labs; Dept 2113; Albuquerque, NM, 87185 gave me much of his time and a gate level digital systems simulator which he maintains. He also welcomed me to his home and office during my TDY to Sandia Labs. His suggestions as to what needed to be accomplished provided the initial framework for the project.

Capt. John B. Rawlings; AFWAL/AAD/E-3; WPAFB, OH, 45433 was the other sponsor. He and his colleagues: Mr. Mike Mills, Lt Eric Smith, Mr. Rick Stormont, Lt. Joe Tatman, and Lt. Mike Tebo gave constant feedback on the real world requirements of Computer-Aided-Design. They were always ready

with their time and fellowship. Capt. Rawlings' initiatives at AFIT opened the door for this investigation. His division, headed by LTC. Gary Fritchard, saw to the availability of the DEC System 10 and a well equiped office.

The library services of AFIT were superb. Mrs Molly Bustard always assisted as her shelves were gradually emptied. She helped in finding books and in long term withdrawals. Mr. Stan Boyd gave his excellent aid to the filling of requests for quite a number of backdated journal articles. What our library did not have, he searched the world for.

During their inception, many projects benefit from the counseling of people who have a good feel for what will be acceptable and what will not. In this regard my thanks go out to Dr. Tom Hartrum, Dr. Kenneth Melendez, and Dr. Jim Rutledge.

Not to go unmentioned are two very fine technicians in AFIT's labs. Mr. Dick Wager and Mr. Dan Zambon saw to it that books and equipment held by their department were made available. They also gave informative discussions on the acutal use of MOS chips.

Also there is Mr. Mike Culp, a high school student who studied computer programming under my tutelage. He produced several of the descriptive drawings that were needed.

Finally, but certainly not in the least is my dear friend and colleague Capt. Nadine Levine. Her intution helped me to solve the several problems which bedevil thesis students. Her never ending encouragement made doing this thesis much easier.

To all of these people I owe my sincere gratitude.

Peter D Barth
Peter D Barth

ABSTRACT

While good gate level and register transfer level digital simulators exist, one can not easily integrate the two due to their inherent limitations. A given simulation can not be described partially in gate level and partially in a higher level. A solution is to create a functional level preprocessor and a library of functional device models linked to a gate level simulator's input language. This permits the mixing of behavioral models with gate level models in the same system structure. The combination of processes (element models or primitives) and their structure (interconnections) can be exercised all at one time during a single simulation session. From the start, there came forth an obvious method which could be used to intermix the several levels of modeling (*).

Two separate pieces of software were written to implement a specific solution to the above stated situation. SISL, Structural Interface to the Salogs Language was created. This is a functional level preprocessor to SALOGS (Sandia LOGic Simulator) which is an eight-state, MOS, gate level digital systems simulator. SISL will accept functional level systems descriptions and convert them to a form acceptable to SALOGS.

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-16 decoder, a 2048 X 8 ROM, and a 256 X 8 RAM. These models are designed to be used in a functional level/gate level model of a digital system and will link to the SALOGS run time system. Together, these two programs (SISL and the modeling library) provide the easy use of the top-down approach to digital system design. Thus, the project's culmination.

(*) See Chapters 3 and 7 for more on the hierarchy of digital systems modeling.

The result of this investigation was the new ability to easily mix functional and gate level models during the same simulation run. A system may be defined better in functional and gate level primitives. This is necessary because the USAF is constantly increasing its use of very large scale integrated circuits (VLSI). It is uneconomical to simulate systems which use these circuits at the gate or register transfer levels due to the computer and human resources required.

Gate level simulation along with register transfer level descriptions has been the bread and butter of computer aided logic design [H2,86]. Until the present time, eight-state, gate level simulation of digital devices has sufficed for the development of most logic circuits. The eight states are: low level, undefined, high impedance, high level, negative slope, transient undefined, transition to high impedance, and positive slope [A1,12].

In the past, many simulator packages have been restricted to gate level models because the state of the art would not support more general types of modeling [S9,25]. This restriction has caused many problems as the state of the art in digital device construction has improved.

PROBLEM

One of the major problems of digital simulation is that large systems are prohibitively difficult to describe and simulate at the gate or register transfer levels. The desire, therefore, was to create a new level of simulation called the functional level [H2,86].

At this level the designer can specify subsystems such as ROM, RAM, busses, shift registers; in short, logical devices of arbitrary complexity. Functional level modeling, as addressed by this investigation, is meant occurs during the "...circuit description language..." phase of the typical CAD (Computer Aided Design) run.




FIG CII-1

A TYPICAL CAD RUN (C8,292)

The modeling and simulation of a digital system follows a pattern which enhances the use of machine assistance. Material developed via simulation can be used in the actual implementation as well. Fig CHI-1 [C8,292] depicts the simulation process. The intent is to affect only the indicated phase and to let the rest of the simulation to proceed as if no modifications had taken place. At this phase functional/gate level models are described, not just gate level models as in the past. SISL does its work at this node and SALOGS picks up the process at the "...gate level simulation..." node.

GOAL

It should be possible to allow computer designers to focus on certain portions of a digital system's logic while ignoring details of other portions. Designers should be able to "black box" certain portions of a big system. At times it will not be known what the future contents of a module will be, only that it will have to exist in the system. The results of this study should allow the designer to choose which blocks to describe at the gate level and which to describe at the functional level. A person would thus be encouraged to follow a top-down design methodology. A preprocessor to the gate level simulator should handle the connections between the two levels of descriptions.

It is possible to develop software which can give a great deal of help to the designer during any attempts at higher level models and simulations.

APPROACH

The above goal was met by designing a library of functional level subroutines. A functional level preprocessor was also developed. The preprocessor accepts digital descriptor input and converts it to a form which logically links the subroutine library to the input language of a commonly used gate level digital simulator. Such a common industrial simulator is found in SALOGS, an eight-state computer-aided-design (CAD) system developed at SANDIA LABS [C2,1] [Appendix D].

Salogs allows the user to describe models composed of MOS gate level primitives (AND, OR, etc.) and to perform simulations using those models. It will also do fault analysis. Another feature is a capability to accept subroutines which are callable as modeling primitives.

This approach to the realization of the goal must necessarily be clearly defined as to what may be expected of it.

SCOPE

The preprocessor mentioned above does not convert functional descriptions into gate descriptions. It does, however, create the logical linkages to the SALOGS input language so that pin connections, device names, and other parameters required by SALOGS are made consistent with the users' gate level portion of the overall system being modeled. The preprocessor delivers two outputs based on the functional level description it receives: functional identifiers required by SALOGS and a model specifying the overall functional system. From these outputs, the preprocessor creates a file of functional descriptors which can be appended to the gate level portion of the users' description.

The user must identify his interconnections to the preprocessor's circuit. Since SALOGS allows the linking of subroutines to its own code, no modifications have to be made to SALOGS itself. The software is run in batch mode due to the extended amount of wall time and core required by the SALOGS software (*). To ensure portability, the project was done in ANSI 66 standard FORTRAN IV, the same as SALOGS itself.

The library of functional models is written to deliver useful information to the designer. These models (which account for all eight states), under specific inputs will indicate that an unspecified input has occurred rather than behave as the real circuit would.

There are some other ideas and features which should be presented. These have to do with the development of the software and techniques of functional level modeling.

(*) Wall time varies according to how many jobs are currently being handled by the computer system. Core is constant at around 200K for each program in the SALOGS/SISL series.

FOR FURTHER DISCUSSION

The body of this thesis is concerned with three ideas: digital modeling in general, the methods of functional modeling, and the internal workings of the SISL preprocessor.

Chapter 2 gives an introduction to some of the basic ideas used by those who actively engage in the simulation of digital systems.

Some approaches to the subject are generally accepted in the simulation community as standard and this chapter reviews these.

Chapters 3 and 4 discuss the top-down method of digital system design and its specific application to this project.

Chapters 5 and 6 present some general methods of creating behavioral models of digital devices. These were developed for use in this investigation and are applied to the modeling library.

In Chapters 7 and 8 one will find an overview of digital system representation levels and a few of the languages used to work at one or more of those levels. SISL is an application of the ideas found in these other digital system description languages.

The thesis closes with the summary and conclusions found in Chapter 9.

These presentations are supported by an Appendix and Glossary. In the Appendix will be found users' guides to the various software, listings of the SISL and modeling programs, sample runs, and flowcharts. The Glossary defines the specific terms used and will clear up any confusion as to their meaning.

This chapter reviews some of the basic approaches to digital systems simulation. It begins with a definition of what computer aided design should accomplish and goes on to the general ways in which one may employ simulation techniques for digital systems. A summary provides information on the current uses of simulation.

DISCUSSION

Because of the complexity and economics of today's digital systems, a design tool is needed that will allow the error free analysis and testing of circuit implementations (*). This tool should not require the physical realization of the circuit. Such a tool has been found in the form of a computer running a piece of software which will exercise a digital system that has been described in the input to that software. Programs of that nature performing computer-aided-design (CAD) permits the digital designer to submit his circuit ideas to strict and nearly complete simulation and analysis without having to physically construct the hardware.

Many such simulation tools exist today [B2,1] [C2,1] [V1,1] [V3,1]. (See the Bibliography for papers on specific languages.) They provide an entrance to the solution of modeling problems. Most of the larger companies in the computer industry are involved in CAD research. Among these is IBM [B1,20].

(*) Unless otherwise noted, the references for this chapter are found in the works by Acken and Case listed in the bibliography.

The simulation of a digital system is the description of the system model in an appropriate computer language along with the computer's experimentation with that model. Through the use of CAD software, a circuit description and operating parameters are taken as input, with experimental and statistical results of the circuit simulation as output.

TWO GENERAL TYPES OF SIMULATION

There are two general types of logic simulation: True-Value Analysis and Fault Simulation. A designer using True-Value Analysis is judging the circuit's ability to perform according to the original specification of the design criteria. Fault Simulation is employed to observe system operation under various forms of circuit flaws.

(TRUE-VALUE ANALYSIS) In its most fundamental form, True-Value Analysis is the acceptance of the logical description of a circuit, the application of logical values (1's or 0's) to the circuit's inputs, and delivering as output the Boolean result of the combination of circuit and inputs. An extension of simple Boolean modeling in terms of the binary values 1,0 is to add a state to the simulation called a DON'T KNOW or UNDEFINED (or *). This unknown logic state is distinct from a DON'T CARE whose logic level can be either 1 or 0 with no affect on the operation of the circuit.

Given smaller and smaller time steps, the time it takes a voltage to rise to the 1 level or fall to the 0 level becomes important. As digital circuits become faster and faster, the timing issue becomes more important. Thus, more advanced simulators use three extra states:
D, negative slope; U, positive slope; and X, transition undefined.

Six-state simulation allows the computer modeling of very fast digital systems without worrying about the particular technology to be used in the actual system construction. Some simulators (SALOGS for one) do incorporate MOS technology in their software. These simulators employ two additional states result in an eight-state simulation. Those two states: H, high impedance; and A, transition to high impedance are used to simulate a device being effectively off-line.

Digital simulators which model various other technologies usually have the ability to be set for four- or eight-state mode. In four-state mode, the model operates using, high, low, undefined, and high impedance. Eight-state mode simulates using the added states of negative slope, positive slope, transition undefined, and transition to high impedance (See Appendix D).

(FAULT SIMULATION) Fault simulation is performed to derive a set of input signals which can then be used as stimuli to test the functioning of a logic network. These signals form a test pattern which can be automatically generated by the simulation software. When these signals are placed on a circuits' input, they allow the detection of certain defects [T3,38]. Usually, single "stuck-at" fault modeling is used due to the difficulties of multi-fault modeling. In this method, only one defect is assumed and it is a particular signal being "stuck at" or a "never changing" value. Either one of the module's outputs is stuck or one of its inputs is stuck. There are four ways to simulate a fault: fail-all simulation, which will fail all outputs one at a time; parallel fault simulation, which simulates several faults at once; deductive fault simulation, which lists faults which cause a change in the output of a given module compared to the unfaulted circuit; and concurrent faulting, which only simulates the parts of the faulted circuit whose inputs, outputs, or states do not agree with the unfaulted circuit.

SUMMARY

Since it has become so expensive to build and test unproven hardware, computer simulation of digital circuits is being employed more often by the military and industry. Since design correctness can be verified without actual hardware realization, the cost of design and implementation is cheaper than it would be if computer simulation were not used. Simulators make it possible, without risk to a physical circuit, to study and experiment with a system or subsystem. (There is, however, a certain financial risk associated with committing a facilities' resources to the simulation task [S9,23].) Simulators make fine pedagogical devices for teaching both students and practitioners the variations of the design and analysis of digital systems. Perhaps one of the most important benefits from an engineering point of view is that they allow systems to be exercised under expanded, compressed, or normal timing. Overall, they permit the designer to judge his designs conceptually without actually having to build them.

Work on such design aids has been pursued by Sandia Laboratories (Albuquerque NM), the Avionics Laboratory of the Wright Aeronautical Labs and Air Force Institute of Technology (Dayton, OH), to name a few. As more and more standard models of low level devices are created, digital modeling at higher and higher levels becomes possible, thus overcoming the bottleneck of man-years and computer resources required to create simulations of large scale digital systems.

CH 3. THE BUILDING OF A SYSTEM USING FUNCTIONAL MODELS

A digital system is not simply created in its final form. It is not usually possible to design a working product on the first attempt. Several systems are developed in the course of a development effort. These range from the interconnection of a few high level subsystem blocks to the detail of a gate level or lower model. This chapter introduces the reader to the process of going from the higher, undetailed modeling level to the lower, detailed level.

THE GATE LEVEL AND BLACK BOX BEGINNING

The desire to intermix gate and functional models derives from the hierarchy of a top-down approach to digital systems simulation. In this method, one begins with an undetailed viewpoint of the desired system. This viewpoint is in terms of a few general blocks. As the modeling effort goes on, these blocks are broken down into more detailed sub-blocks. Finally, each sub-block is defined by progressively more complex units until the desired level of detail is achieved.

Thus, the black box is a part of a model which, as yet, does not perform as it ultimately will. It can be connected to more detailed portions such as a block described in gate level detail. There is a certain technique to using this mix when simulating with SALOGS.

USING THE BLACK BOX

SALOGS has the capability to "SET" the value of any of its nodes. (For more discussion on SALOGS see the SALOGS USERS GUIDE in the Appendix.) Such nodes will retain their set value regardless of system operation. Therefore, the designer can allow the black box to either deliver some default output for any input or deliver a SALOGS set output. The model may then be studied under various conditions which may be eventually produced by the future contents of the box. The default outputs can be used to flag the fact that the box would have had some effect on the systems' operation.

EXPANDING THE BLACK BOX

Gradually, decisions will be made as to the required output of the box given certain inputs. Now the functional model may be expanded to produce that output when the stated inputs occur. A default to some flagging output (such as undefined) can be arranged for non-specified inputs.

As more data is gathered and greater detail is developed, the black box becomes a true functional model performing very nearly as its gate level counterpart would. It has the advantage of using less core and time to run and it ignores some of the unwanted or unneeded detail attendant to gate level models. It can be expanded to any desired level of detail depending on resources and the needs of a given simulation.

CH 4. SIMULATING BI-DIRECTIONAL LINES

SALOGS, the gate level modeling software, has some particular requirements when bi-directional lines are called for. This chapter introduces the backgrounds of such lines and continues with the details of their simulation in SALOGS.

INTRODUCING BI-DIRECTIONAL LINES

As chip manufacturers have heaped complexity upon complexity, the number of pins necessary for I/O has increased. Forty pins has generally become the acceptable maximum standard but some chips would require more than that. Because of this, certain pins have been designed to carry data in both directions. These pins thus make it possible to have fewer connections to a chip while keeping the original number of options.

The issue of bi-directional lines should be addressed. If a design aid is to maintain its capability to deal with state of the art systems, it must accomodate the devices which make up those systems.

SALOGS SIMULATION OF BI-DIRECTIONAL LINES

SALOGS itself will not allow the direct use of bi-directional lines. Nodes are either input or output but not both.

Without modification to the SALOGS package, it is not possible to truly simulate bi-directional lines. However, by using a buss model and splitting each two-way line into one input and one output line, one can still model devices with such lines. Along with this, one can incorporate timing and clocking and delay parameters in the buss. (The behavioral models themselves do not contain these parameters.) Such a splitting out of bi-directional lines has not proven to be a drawback to the modeling effort of this investigation. The RAM and ROM models to be discussed later use line splitting.

The buss model also solves a problem caused by the way SALOGS updates nodes. Nodes are updated sequentially, one at a time each time step. When bi-directional lines are used the wrong item could be updated first. Let us say, for instance, that the CPU is talking to the RAM. If the RAM is updated first then the CPUs' input is not properly considered. The buss is last to be updated so that the RAM and CPU get correctly updated in the next time step. SALOGS is caused to update the buss last when the user lists the buss last in a system description.

The buss model could be expanded to also handle buss contention. While SALOGS can easily handle the fanout of output lines, it can not describe the fanin of input lines. Only one output node can talk to any given input node at any one time. If input to a given node can come from more than one output node, some buss control must take place.

A SALOGS bi-directional buss can be written as a behavioral model to handle several simulation requirements. The most important of these are two-way lines. These are followed by timing, clocking, and delay parameters. One final item is the description of a buss contention controller.

CH 5. CREATING A CHIPS' BEHAVIORAL MODEL

Several issues must be considered when writing software which describes a behavioral model. It is not a straightforward task to construct such a program. Presented in this chapter are the methods used and the considerations taken in creating the behavioral modeling library.

COMPLEXITY VS. DETAIL

Many are the ways to create a behavioral model. Each method has its own advantages and drawbacks.

Let D= detail of simulation
C= device complexity
K= a constant representing computer and human resources

Then $D * C = K$ would be an excellent conceptual formula for describing the various limitations to face when modeling a digital system (*).

The overall goal of modeling is to simulate in great detail very complex devices while minimizing core and human involvement.

These ideas are very much at odds with each other. As the complexity of the device increases, the limitations of computer and human resources prevent the simulation of a great amount of detail. Conversely, if a large amount of detail is required the same problem will not allow the modeling of complex devices. As the available human and computer resources increases or decreases so can detail and complexity to a proportional degree.

The following sections review several methods of creating behavioral models. These were developed in the course of the attempts made to create an economical yet detailed behavioral modeling library. There will be an *ad hoc* tradeoff evident in that, while a particular method may be easy to implement, it may not always yield an economical or otherwise usable model.

(*) This formulation was originally suggested by the sponsor, Rawlings.

SIMPLE TABLE DRIVEN MODELS

The fastest way to derive an output from an input is to map the input to a location in a table which contains the corresponding output. It is helpful to assign a number to each of the eight states that any given node may attain:

SALOGS Assignment	FORTRAN Assignment	State
0	1	0 False
1	2	* Undefined
2	3	H High Impedance
3	4	T True
4	5	D Downward Slope
5	6	X Transient Undefined
6	7	A Transition to High Impedance
7	8	U Upward Slope

When SALOGS fixes a node value it uses these assignments.

These must be converted to the FORTRAN assignments for array table access. As an illustration, consider a box which has two inputs and two outputs. The inputs can be modeled using a two dimensional table which is 8 X 8. The output lines are modeled the same way only with an 8**2 X 2 table. There are 8**2 output possibilities due to the 8 X 8 possible input arrangements. The following is an example of how the array tables are used to model the box. Let input-line-1 be in state A and input-line-2 be in state U. This will cause a certain resulting output. SALOGS will represent the input event as 6,7. The input table will be accessed using (6+1,7+1). Contained in that location is the row of the output table which holds

the required output line values. Each column of the output array holds a state for a designated output line. In general terms, an $8 \times 8 \times \dots \times 8$ input table maps to an $8^{**}N \times K$ output table where:

N= # input lines
K= # output lines

If $K=1$, then the value found in the input table is the state of the output line. States assigned to output lines are SALOGS assignments.

In this case, due to the stated behavior of the box, there may not be $8^{**}2$ unique output arrangements. If that proves true, the output table may be shrunk accordingly to an $M \times 2$ array; where M is the number of unique outputs. M's maximum value is $8^{**}2$. The input table remains the same size, but any given location could hold the same value as another.

In general, there is a maximum of $8^{**}Z$ unique outputs; where Z is the number of output lines. Also, it may not matter which is input-line-1 and which is input-line-2. In other words, (input-line-1 +1, input-line-2 +1) may always yield the same value as (input-line-2 +1, input-line-1 +1).

In that case only the upper or lower triangle of the input matrix would be needed. In FORTRAN, though, it is not possible to dimension a triangular array. If carefully documented, the unused portion of the input table could be applied to some other activity, thereby achieving a savings in core.

Once the output array has been accessed, one needs to find there the values which correctly define the devices behavior.

(DERIVING THE OUTPUTS) The next question involves exactly what outputs are required from all the possible input combinations. For an original circuit, a knowledge of the chips' technology and configuration would be the key. For pre-manufactured circuits, there is available an industrially proven and tested gate level modeling package, SALOGS. Its primitives (AND, OR, NOR, etc.) are fully defined MOS models. They will deliver a correct output given any combination of the states as input. With this package one could model a device at the gate level, apply all possible input combinations, and thus receive a corresponding list of outputs. This list can then be used to load the output table. The gate model need be run only once. Its results can be held in off-line storage until the data is needed to load the I/O arrays.

A problem with the above technique is that a gate level model taken from a data book is only a logical model, not an operational one. Also, it would be extremely difficult to model, say, a 64K RAM at the gate level. So there are limitations to just how far one can go with this method. Too, as the chip becomes more complex, a lot of core is required to represent the I/O tables. (A five input OR gate requires 8**5 array locations.) On the other hand, not much time is used in the simple array mapping process. These problems can be, in part, overcome by the following technique.

TABLE/EQUATION DRIVEN MODELS

If a certain state on any input line always causes the same output arrangement, the I/O tables can be collapsed accordingly. Equations, both arithmetic and logical, would be then required to recognize the states which cause fixed outputs. Other arguments would be needed to map the other input combinations to the reduced tables. For example; consider the five input OR gate which used $8^{**}5$ array locations. Employing a combination of equations and tables this can be reduced to $7^{**}5$. A true on any input line causes a true output in an OR gate. Similar thoughts affect the multiple input AND gate. Any input being false will cause a false output.

Depending on how many states cause constant outputs, this method may use less core than the previous one. However, the designer must deal with the state recognition and mapping equations. These logical/arithmetic computations may consume more time and core than the simple direct mapping arguments. Experience has shown, however, that this method presents important advantages over the simple table driven models. It is possible to carry the use of equations even further as the next method will demonstrate.

TRUTH TABLE/LOGICAL EQUATION DRIVEN MODELS

Devices of lesser complexity than, say, a CPU are described in the data books by a truth table. Since logical AND and OR functions are a part of the ANSI standard FORTRAN, it is possible to write logical expressions to represent output vs. input. These equations take the form $ABC+(-A)BC=0$ and so on; where the left hand side is input and the right output. Each input value is stored in its binary form (3=011 for instance.) A logical manipulation of the bits representing the input values can give the output values.

By using logical equations, output values can be derived from input values such that the output values are those indicated by the devices' specification sheet. These logical arguments can also be implemented using AND/OR eight-state mapping tables. For instance: the 4-16 decoder to be described later has 16 equations each of which access tables representing a four input OR gate and a one input inverter.

Extensions to the aforementioned equations will have to be created if the specification sheet only specifies certain input events. Some data sheets do not specify the results of all eight states on input, only the results of true and false. Others specify rising and falling slopes. It is still necessary for the designer to account for all eight states when creating a behavioral model since SALOGS could place these states on the input lines. Some designers simply make the outputs all undefined if any but the truth table values appear on the input. This is acceptable as long as the overall modeling goal is reached. The desire here is usually to perform logic verification. The valid inputs (in the sense of the allowed input space) could be expanded to cover any of the eight SALOGS states.

The tradeoff in core and time must be carefully considered here. A large program can take up as much core as a sizable array and run much slower than a simple table driven model. Care should be taken to simplify as far as possible not only the code but the logical equations as well. The tables which represent the eight state OR and AND gates can be considered as free because they are accessible by more than one model.

The last method is used to model complicated VLSI circuits.

FUNCTIONAL DESCRIPTION MODELS

For the most complex of devices, the data books provide a functional description of the chips' operation. A FORTRAN program can then be written to describe this functional behavior. Certain results will be guaranteed by the manufacturer. These will predict the output only for certain constrained inputs. Other input events must be accounted for by the model designer. That person must decide what should happen when events outside the manufacturers' specification occur.

MODELING FOR TRUE CIRCUIT OPERATION VS. SIMULATION RESULTS

Primarily, the designer is interested in knowing whether an unspecified event has occurred. This is opposed to being concerned with what the chip will actually do under that stimuli. The preferred simulation result, in general, is an undefined output given unspecified inputs.

What a chip will do outside the valid event space depends on several factors. Among these are: chip technology (MOS, TTL, etc.), configuration, and a statistical model which represents which batch the individual chip came from. By and large, designers desire a model that works the same way all the time.

A device's configuration is usually proprietary information. Therefore, it is not always possible to know how the chip is put together and thus gain an idea of what will happen given all inputs. The manufacturer only guarantees and specifies the results given certain inputs. On top of this, designers do not always want what could be a recognizable output to result from an input which should not occur. They prefer some flagging output to mark the unexpected event. This is valid when simulating for logic verification and proper system performance.

CONCLUSIONS

There are several ways to model a chip. This discussion has covered simple table driven models, table/equation driven models, truth table/logical equation models, and functional operation models. A technique should be chosen based on what information is available on the device, resource limitations, and the detail required.

These methods were used in this investigation to derive behavioral models for three digital subsystems. A combination of methods was found to be helpful in realizing additional savings in the amount of computer resources required to implement a particular device's model.

To fulfill the idea of functional level modeling advanced by this thesis, a library of FORTRAN models was created. A 4-16 decoder, 2048 X 8 ROM, and a 256 X 8 RAM were modeled and made to interface to SALOGS. They are supported by eight state models of an inverter and a four input OR gate. These were chosen because of the immediate needs of the sponsors. These needs reflect current projects which they have undertaken. A balance was struck between core and time usage. Each model reflects trade-offs in detail, complexity, and resources as well as in the accounting for the results of input events not mentioned in the data books. All of the models were tested by writing SALOGS routines which would exercise them through the several functional operations specified by the manufacturer. The tests were then compared with the expected results. In all cases, the simulations were found to perform as described in the data books.

The remainder of this chapter will be concerned with the three models, including their construction, operation, and use. Reference will be made to their block diagrams, flowcharts, and listings.

THE 4-16 DECODER

The 4-16 decoder is discussed first because it took by far the longest time to model. Techniques had to be developed to create various kinds of models and an understanding of the realities of chip use had to be reached.

A 4-16 decoder basically performs this function: The binary value on the four input lines is read and evaluated. Depending on that binary value, one of the sixteen output lines is set low; the rest are set high. For instance, 0001 on the input would cause output line 1 to go low and lines 0 and 2-15 to go high.

As a first step in modeling this device, a large photograph was taken of its gate level diagram found in the data book [N1,1-56]. Names were then written on each node. A SALOGS gate level model was next constructed to exactly represent the photograph. This model was then tested for results, outputs vs. inputs, to derive the eight state results of all the possible input combinations.

At first a simple table driven model was attempted. Required for this was an input array 8 X 8 X 8 X 8 and an output array 8**4 X 16. It was subsequently decided that this was a bit too much core even though the simulation would execute very fast. So a truth table/logic equation driven model was tried next.

To support this a table/equation driven model of a four input OR gate was created along with a simple table driven model of an inverter. The truth table of the decoder [N1,1-58] was then implemented by a series of 16 OR gates. These gates perform as would the gate level SALOGS four input OR gate. (SALOGS models a four input OR gate using three, two input OR gates.) The equation for each decoder output line is:
 $D+C+B+A$; $D+C+B+(-A)$; $D+C+(-B)+A$; ... ; $(-D)+(-C)+(-B)+(-A)$.
Each decoder output line is driven by its own OR gate.

The following SALOGS code will allow the user to access the decoder:

```
$MODELS
ORDECOD 0 16 4 20 8 0
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15      *
A0 B0 C0 D0
END ORDECOD
$END MODELS
INPUT A0 B0 C0 D0
OUTPUT 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15
ORDECOD 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 *
A0 B0 C0 D0
END
```

If using the SISL preprocessor, the user would specify:

```
ORDECODE 00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 ; A0 B0 C0 D0
```

and leave off the SALOGS \$MODELS portion.

Appendix E shows the listing of the decoder modeling software.

Refer to the Appendix and the SISL USERS GUIDE for more on specifying models to the preprocessor.

THE 2K X 8 ROM

A ROM "Read Only Memory" is a device which has a series of binary words pre-loaded into its memory. On demand, it will place the addressed word on its output lines.

Hardest to simulate were the unspecified input events. A functional operation specification [12,6-34] provided the basis for the final creation. Sandia Lab. made decisions based on their viewing of proprietary information as to how the device should react if unexpected inputs occurred. Appendix G shows the original block diagram of the ROM, the implemented block diagram, and the operational flowchart of the model. Appendix G also shows the listing of the software.

To access the model use the following SALOGS code:

```
$MODELS
ROM8 0 9 18 27 10 0
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END ROM8
$END MODELS
INPUT CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
OUTPUT READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
ROM8 *
READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
CLK CE CEINV ALE RDINV IOMINV IORINV *
ADDR10 ADDR9 ADDR8 ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
ADDR2 ADDR1 ADDR0
END
```

If SISL is to be used specify:

```
ROM8 READY DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *
CLK CE CEINV ALE RDINV IOMINV IORINV ADDR10 ADDR9 ADDR8 ADDR7 *
ADDR6 ADDR5 ADDR4 ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

The ROM model is a FORTRAN subroutine mirroring the functional specifications found in the data book. It takes into account proprietary information which indicates that the micro-computer reads from inputs not mentioned in its specification sheets.

THE 256 X 8 RAM

The 256 X 8 RAM was relatively easy to create. A RAM "Random Access Memory" is very much like a ROM except that it can write as well as read. Its information may indeed be pre-loaded but that information is subject to change while the system is running. Unless a new loading process takes place, the RAM will loose its stored data while the ROM will not. [II,45]

Appendix F shows the original version of the RAM, the implemented version, and its operational flowchart.

Appendix F also gives the listing of the RAM model. This model is based on that of the ROM with the added writing feature.

To access the RAM use the following SALOGS code:

```
$MODULES
RAM8 0 S 14 22 9 0
RESET WRINV CEINV ALE RDINV IOMINV ;*
CEINV ALE RDINV IOMINV ;*
ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 * 
ADDR2 ADDR1 ADDR0
END RAM8
$END MODELS
INPUT RESET WRINV CEINV ALE RDINV IOMINV *
    ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
    ADDR2 ADDR1 ADDR0
OUTPUT DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0
RAM8 *
    DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 *
    RESET WRINV CEINV ALE RDINV IOMINV *
    ADDR7 ADDR6 ADDR5 ADDR4 ADDR3 *
    ADDR2 ADDR1 ADDR0
END
```

If SISL processing is to be done use:

```
RAM8 DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 ; *
    RESET WRINV CEINV ALE RDINV IOMINV ADDR7 ADDR6 ADDR5 ADDR4 *
    ADDR3 ADDR2 ADDR1 ADDR0
```

and leave off the SALOGS \$MODELS portion.

This model also uses the functional specification modeling technique. For further detail on SALOGS and its use of models, refer to the Appendix and the SALOGS USERS GUIDE. See Appendix H for a listing of the commands needed to bring the various SISL and SALOGS software on line. The package is supported to run on the DEC SYSTEM 10 using the TOPS-10/603A96.04 operating system.

Before describing the SMDCS pre-processor, SISL, it would be instructive to review some of the languages which have already been created for CAD. A study of languages was undertaken to help decide on the detail required, how a language structure should be defined, and to discover a standard upon which a user interface could be based. The convenience of the user is very important as is the following of commonly accepted standards of circuit modeling. The chosen language must be expandable so that it can remain current with modern technology.

There are many levels at which one may represent a digital system. Vertically, the following levels in order of detail may be chosen:

- electron or physics level
- discrete device
- circuit
- gate
- chip
- functional

SISL models the structure of systems at the functional level and SALOGS simulates systems at the gate level. Together, they let the designer model at the gate, chip, and functional levels all at the same time. Horizontally, one may split the system into many or few modules or subsystems. The behavior of the total system may be studied in more or less detail by observing the simulation states which appear on the lines interconnecting the subsystems.

Many languages have been created by others working in the field. These permit the description of exercising of digital hardware at one or more of the horizontal and/or vertical levels.

ISP (Instruction Set Processor) [S3,39]

ISP was developed to describe a computers' programming and register transfer levels. Thus, it can be used to study the behavior of a digital processor. It describes computers by using various fixed formats. Permitted are declarations and actions affecting memory, processor state, primary memory, console state, I/O state, data types, data operations, and instruction formats. Overall, it allows one to model computers at a very high level but does not describe the inner workings of the hardware beyond register transfer operations.

AHPL (A Hardware Programming Language) [36, 28]

AHPL uses the notational conventions of APL (A Programming Language) [11, 1] to describe digital hardware. Its utility comes from the partitioning of a system into a control section and a data register/logic section. The control circuit causes register transfers to take place in the data section by putting signals on its control lines. Branching information from the data section influences the sequence of the control signals.

This is a very low level, register transfer language. It does not precisely describe the structure of a digital system but simulates its output based on input. Its simulation is based on the moving of data from place to place and may be said to work at the information level.

PMS (Processors, Memory, and Switches) [S4, 42]

PMS will allow the description of computer systems in terms of the physical interconnection of a small number of elementary components. One of its main aims is to create a standard whereby designers may discuss their simulations. It can be used to focus on certain structures or register transfer and switching circuits.

The basic component types are memory, links, controls, switches, transducers, data operations, and processors. These seven components can be connected to create a eighth type called a stored program computer.

Many of the basic component types here are required in the description of digital systems in general. It would be possible to describe the behavior of a specific chip using this language. A problem is that a simulation project would be made much easier if specific elements were available which described the behavior of given devices which can be purchased off the shelf.

FST (Functional Simulator and Translator) [S7,46]

FST gives a designer the ability to specify logical sequences of operations without having to explicitly specify the control logic. Models are described in sequential and concurrent blocks. Any control logic is implicit in the description of a block and is produced by FST itself.

This language presents ideas which are very near to what is desired in the new language. It handles structure and operations separately and can be used at a variety of modeling levels. (A block could be an AND gate or a CPU for instance.)

LALSD (Language for Automated Logic and System Design) [S7,47]

LALSD uses a multi-level modeling approach which allows simulation at any level of detail. Designs are seen to have two parts: structure and control. It is very much like AHPL in that the control section, describing system behavior, sends signals to the structure part to initiate operations.

This language also allows the partitioning of a system into sub-blocks which can be easily integrated. It has facilities for linking subroutines to its base software. Control signals were separated from the structure for the following reasons:

- If a person is only interested in the behavior of a system, it is not necessary to study the structure.
- The control part can be implemented in hardware, firmware, or software. Thus, there is a flexibility which aids economical realization.
- Such a model is very convenient for high-level modeling such as looking at determinancy and deadlocks. Exhaustive simulation is avoided.

The general ideas behind the language are very much in keeping with the goals attempted by this investigation. It will allow working at arbitrary levels and intermixing them in one simulation.

SDL (Structural Description Language) [VZ,1]

SDL describes in detail the interconnections of a series of digital blocks. These blocks may be of any modeling level. It will also specify the interfaces between two or more subsystems. Contained in its syntax is the ability to describe node names, block names, interconnections between blocks, numbers of I/O lines, and other specifications used to fully define the construction of a digital system. In short, one could take a schematic and translate its structure to SDL.

Because of its syntax rules, which allow the easy specification of a system structure, this language could fulfill the requirement for specifying the interconnection of elements which are at first undefined in their behavior. SDL does not intermix behavior modeling with structural modeling.

IN SUMMARY

From the above discussion, the reader will note that several of the above languages meet many of the goals as outlined in the introduction. It remains to combine the best features of each to solve the particular problems at hand. This combination is found in SISL and its interface to SALOGS.

This chapter is devoted to the description of the SALOMON propagator, SISL. A view of its inner details will be given along with the basic philosophy behind the language. This will demonstrate its completeness as well as its usefulness to CAD activities.

There are several requirements which have been noted by those who write description languages. These are necessary for the clear and complete specification of a digital system. [D5,1]

1. ability to name and describe blocks which correspond one-to-one with those of the system being designed
2. separation of process and control
3. support for several modeling levels
4. separation of the various phases of simulation and testing
5. allowance of concurrent activities at the several modeling levels
6. specification of synchronous and asynchronous activities
7. description of data routing between elements

To these may be added:

8. support of the user in his attempts to describe a system
9. easy interfacing to other design packages
10. following of standards which are generally accepted in the design community

The choice made for a language to support the intermixing of functional and gate modeling levels was based on the above criteria. SDL was chosen for the basic syntax of structural modeling and SALOGS was chosen for process control. (See Appendix D for a description of SALOGS.) The review of the other languages was used to create SISL which combines syntax features of SDL and SALOGS. It extends the modeling capabilities of SALOGS by making it much easier to use beyond the gate level.

The syntax of register transfer level, programming level, and information level modeling did not appear to be conducive to the intermixing of widely separate design levels. However, the general ideas presented by the other languages were valuable in the effort to derive the new language, SISL.

The details available on SDL were sufficient for an in-depth study of that language. Also, its syntax is very close conceptually to such languages as PCAP (Princeton Circuit Analysis Program) [S8,1] which is a discrete component level circuit simulation package. Many practicing engineers began by using similar design aids. An intuitive feel for SDL's use can be easily developed since it is "natural" to a human user. SDL's syntax works very hard for the designer.

Thus, a subset of SDL was chosen to begin the construction of SISL's syntax. It was modified slightly to conform more closely to that of SALOGS and to cover some areas that might help the user make fewer errors when describing a system. (More on this later.)

SISL DETAILS

SISL itself has no ability to define a program, that resides in SALOGS. It lets one describe the structure of arbitrary (functional) level digital systems and their interface to the gate level portion of those systems. SISL simply adds to SALOGS the ability to easily describe structures of a functional level in addition to its gate level without having to do FORTRAN coding or to become involved with the details of SALOGS' \$MODELS section. (See the SALOGS USERS GUIDE.)

The SALOGS/SISL system separates process and control. The process is the behavioral model of the functional element written in FORTRAN. Control resides in the structure of the digital system. A behavioral model may be changed at will (as long as the number of I/O lines remains the same) without the need to modify the system structure.

(*) For further detail refer to the SISL USERS GUIDE.

Element names may be anything the designer chooses as long as the basic naming syntax is followed. This package is modular in that it has the following routines to handle element geometry, a level 1 structure, routines to compile the combination of functional and gate level structures, routines to compile the exercising commands, routines to perform the exercising commands, and routines to perform fault analysis.

SISL SYNTAX

Appendix B shows the syntax of SISL. There are two differences between it and that of SALOGS.

- A ";" separates the list of output nodes and input nodes. This is to force the user to carefully consider line assignments. When one may specify up to 40 nodes per element, this becomes necessary. Also, it provides an aid to the user proofing of the structural description.
- A "*" as the first character rather than only in column #1 flags a comment line. This is a user convenience and allows creation of banners without the need for an extraneously filled column.

The syntax rules are not as extensive as that for SDL, the model for SISL, since only the interconnection of pre-defined elements is considered. However, SISL is complete and will allow the description of system structures where the elements contain up to 40 I/O lines each. This limit had to be set due to SALOGS' internal restrictions. SISL is designed to interface easily with SALOGS.

SISL is user friendly through the use of the designating rules, through its ease of interface to SLOGS, and through its user proofing. It is friendly and does not take long to learn. Also, being modular in its construction, modifications and additions are not difficult to make.

User proofing is perhaps the most important feature of a package which is meant for release to those who have no need to understand the inner workings of the software. Basically, a philosophy of error checking should include the detection of problems at the earliest possible point in the program. Errors should not be allowed to propagate beyond their point of earliest detectability. Too,

The user must be able to determine whether failure of an attempted operation was due to improper control signals or system malfunction [P3,13].

If "...improper control signals..." is replaced by "...improper user input data...", an idea is obtained as to how to approach the delivery of error messages.

While SISL will not catch all conceivable user errors, it will note errors due to syntax violations and inconsistencies. These include a node being used for input but not for output and an incorrect number of I/O nodes for an element.

SISL is the user's descriptive language of choice and converts the syntax to that required by the SALOGS model portion. This can be a rather extensive conversion. The SALOGS requires quite a lot to set up a structure at the functional level. (See Appendix A for an example.)

No node name conversions are made although SISL will check the correspondence of numbers of I/O lines and the naming conventions. It will also ensure that each node is used at least once for input and for output. During the parsing of the several syntax diagrams, SISL will check the integrity of each. Any error will result in a message and an immediate controlled termination. The syntax diagramming, which guides the parsing of user input, is based on that for the computer language, PASCAL [J2,1]. The procedure is the author's original design. Each line of input data is dealt with as a single entity. It is not necessary for SISL to know what went before or what comes later. A lines' syntax is translated and then spooled to a scratch file which eventually becomes the \$MODELS heading for the SALOGS gate level portion of the overall system description.

Node names are retained as is so that throughout a complete simulation, the designer will not be troubled with several words which stand for the same thing. The intent has been to ease the burden placed on the user during the design process.

CH 9. PROJECT SUMMARY AND CONCLUSIONS

The objective of this project was to interface gate and functional level digital simulations. This goal was met by the creation of SISL, a functional level preprocessor to the gate level SALOGS CAD package, and a library of three behavioral models. The state of the art has been advanced because the sponsors will now be able to support projects previously denied due to the D*CASE modeling limitations. An easy mix of functional and gate level modeling has been achieved. A designer may directly intermix the two levels of modeling while saving main memory and time. The assumption here is that a behavioral model of a system element will perform faster and in less main memory than its gate level counterpart. It will deliver less detail, but the extra detail is not desired by most designers modeling at levels beyond the gate level.

The group of possible users include all of the institutions presently making use of SALOGS. These include several universities and industrial concerns as well as the two sponsors.

SISL is presently running on the AVIONICS LABS DEC SYSTEM 10 and the SANDIA LABS DEC SYSTEM 20. It has proven itself a great aid in the modeling of digital systems. Continuing support will be carried out by the author (see VITA for address) through SANDIA LABS.

Any individual wishing to extend this study should look to the creation of additional behavioral primitives with information content. The value of my note to you probably depends on the number of the primitives and types of elements available to it. The more primitive content, the more a user will be willing to learn and use a design tool. An extensive library would mean that EOKTRAG coding would not have to be done to include an element in a system model. The timing question should also be addressed. As digital systems become faster and faster, the timing issue increases in importance.

Presently, only the following are in the behavioral library:
a four input OR gate, 4-16 decoder, 2K X 8 ROM, and a
256 X 8 RAM. An ALU would be encouraged by the sponsors as
would a CPU. An extensive timing buss would also be valuable.

Anyone wishing to use or extend the features of SISL or its behavioral library should feel free to contact the author or the sponsors.

BIBLIOGRAPHY

- A1 ADKIN, JOHN M. AND J. M. D. SPAFFER
"PART 1: LOGIC DESIGN METHODS," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 9-14 (JUN 79)
- A2 ADKIN, JOHN M. AND J. M. D. SPAFFER
"PART 2: LOGIC CIRCUIT SIMULATION," IEEE CIRCUITS AND SYSTEMS MAGAZINE,
1: 3-12 (JUL 79)
- A3 ADKINS, GERALD AND UDO W. POOCH
"COMPUTER SIMULATION: A TUTORIAL," COMPUTER, 12-17 (APR 77)
- B1 BOLLIG, C.J.; C.R. GORDON; M.A. WIELAND. "FUNCTIONAL TESTING OF
RANDOM LOGIC USING SIMULATION DATA," IBM TECHNICAL DISCLOSURE
BULLETIN, 20 #5: 1916-1917 (1977)
- B2 BOWERS, JAMES C. AND STEPHEN R. SEDORE.
SCEPTRE, A COMPUTER PROGRAM FOR CIRCUIT AND SYSTEMS ANALYSIS.
ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1971
- B3 BOYD, D.L. AND A. PIZZARILLO "INTRODUCTION TO THE WELLMADE
DESIGN METHODOLOGY," IEEE TRANSACTIONS ON SOFTWARE
ENGINEERING, SE-4: 276-282 (JUL 78)
- C1 CARR, WILLIAM N. AND JACK P. MIZE. MOS/LSI DESIGN AND APPLICATIONS.
NEW YORK, NY: McGRAW-HILL BOOK CO 1972
- C2 CASE, GLENN R.
SALOGS-A CDC6600 PROGRAM TO SIMULATE DIGITAL LOGIC NETWORKS.
ALBUQUERQUE, NEW MEXICO: SANDIA LABORATORIES, 1977.
- C3 CHANG, H.Y. AND S.G. CHAPPELL
"DEDUCTIVE TECHNIQUES FOR SIMULATING LOGIC CIRCUITS,"
COMPUTER, 52-59 (MAR 75)
- C4 CHATTERGY, RAHUL AND UDO W. POOCH
"INTEGRATED DESIGN AND VERIFICATION OF SIMULATION PROGRAMS,"
COMPUTER, 40-45 (APR 77)
- C5 CHU, YAOHAN "WHY DO WE NEED COMPUTER HARDWARE DESCRIPTION
LANGUAGES," COMPUTER, 18-22 (DEC 74)
- C6 CHU, YAOHAN "INTRODUCING CDL," COMPUTER, 31-33 (DEC 74)
- C7 CIAMPI, P.L.; A.D. DONOVAN; J.D. NASH "CONTROL AND
INTEGRATION OF A CAD DATA BASE," PROCEEDINGS: DESIGN
AUTOMATION CONFERENCE, 13: 285-289 (JUN 76)
- C8 CIAMPI, P.L.; J.D. NASH "CONCEPTS IN CAD DATA BASE
STRUCTURES," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
13: 290-294 (JUN 76)
- C9 CORTNER, MAX J. "A USERS' VIEW OF THE NEXT STEP IN TEST
GENERATION SOFTWARE," PROCEEDINGS: AUTOTESTCON, 300-304 (1979)

- D1 DERVISOGLU, BULENT "HARDWARE DESCRIPTION LANGUAGES IN GREAT BRITAIN," COMPUTER, 64-66 (DEC 74)
- D2 DIETMEYER, D.L. "INTRODUCING DDL," COMPUTER, 34-38 (DEC 74)
- D3 DIGITAL EQUIPMENT CORP. GETTING STARTED WITH DECSYSTEM-10. MAYNARD, MASS: DIGITAL EQUIPMENT CORP 1974
- D4 DIGITAL EQUIPMENT CORP. GETTING STARTED WITH DECSYSTEM-10. MAYNARD, MASS: DIGITAL EQUIPMENT CORP 1975
- D5 DUDANI, S. AND E.P. STIBLER. "REPORT ON A SURVEY OF HARDWARE DESCRIPTION LANGUAGES," UNPUBLISHED, ROME AIR DEVELOPMENT CENTER (1978)
- D6 DZIDA, W.; S. HERDA; W.D. ITZFELDT "USER PERCEIVED QUALITY OF INTERACTIVE SYSTEMS," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, SE-4 #4: 270-276 (JUL 78)
- F1 FREEMAN, PETER "SOFTWARE RELIABILITY AND DESIGN: A SURVEY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 13: 484-495 (JUN 76)
- F2 FOSTER, J.C. "THE EVOLUTION OF AN INTEGRATED DATABASE," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 394-398 (JUN 75)
- G1 GARROQ, CARLOS A. AND MICHAEL J. HURLEY "THE IPAD SYSTEM: A FUTURE MANAGEMENT/ENGINEERING/DESIGN ENVIRONMENT," COMPUTER, 23-33 (APR 75)
- G2 GLESNER, M. "A NEW EFFICIENT CIRCUIT APPROACH FOR MACROMODELING DIGITAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 359-363 (1978)
- G3 GLESNER, MANFRED. "NEW MACROMODELING APPROACHES FOR THE SIMULATION OF LARGE SCALE INTEGRATED CIRCUITS," PROCEEDINGS: EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, 448-452 (1978)
- G4 GREEN, DAVID. "LARGE SCALE INTEGRATION SIMULATION FACILITY," UNPUBLISHED, SANDIA LABS (8 APR 80)
- G5 GROEGER, H.J. "A NEW APPROACH TO STRUCTURAL PARTITIONING OF COMPUTER LOGIC," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 378-383 (JUN 75)
- H1 HAYTER, R.B.; P.S. WILCOX; H. ROMBEEK; D.M. CAUGHEY. "STANDARD CELL MACROMODELS FOR LOGIC SIMULATION OF CUSTOM LSI," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 1108-1112 (1978)
- H2 HEMMING C.W. AND J.M. HEMPHILL "DIGITAL LOGIC SIMULATION MODELS AND EVOLVING TECHNOLOGY," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 85-94 (JUN 75)
- H3 HENCKELS, LUTZ; RENE HAAS; CHI-YUAN LO "HIERARCHICAL AND CONCURRENT FAULT SIMULATION," ELECTRONICS TEST, 54-58 (MAR 80)
- H4 HEYDEMANN, M.H. "FUNCTIONAL MACROMODELING OF ELECTRICAL CIRCUITS," PROCEEDINGS: INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 532-535 (1978)

- H5 HILL, FREDERICK J. AND GERALD R. PETERSON.
DIGITAL SYSTEMS: HARDWARE OPTIMIZATION AND DESIGN.
NEW YORK, NY: JOHN WILEY AND SONS INC. 1973
- H6 HILL, FREDERICK J. "PROGRAMMING AND," COMPUTER, 23-34 (DEC 74)
- H7 HOLDEN, WILLIAM E. "THEORETICAL AND EMPIRICAL STUDIES OF
PROGRAM TRUSTING," IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 293-298 (JUL 78)
- H8 HSUEH, M.Y.; A.R. NEWTON; D.O. PEDERSON. "THE DEVELOPMENT OF
MACROMODULES FOR MOS TRIBING SIMULATORS," PROCEEDINGS: INTERNATIONAL
SYMPOSIUM ON CIRCUITS AND SYSTEMS, 345-349 (1978)
- I1 IBM CORP. SYSTEMS: API LANGUAGE. IBM: SAN JOSE, CA 1978
- I2 INTEL CORP. MCS-48 MICROCOMPUTER USERS MANUAL.
SANTA CLARA, CALIF: INTEL CORP 1978
- J1 JACQUART R.; PH. REGNTER; F.R. VALETTE; J. FOISSEAU.
"CURRENT TRENDS IN THE DEVELOPMENT OF INTEGRATED GENERAL PURPOSE
CAD SYSTEMS," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE,
12: 180-188 (JUN 75)
- J2 JENSEN, KATHLEEN AND NIKLAUS WIRTH. PASCAL-USER MANUAL AND REPORT.
NEW YORK, NY: SPRINGER-VERLAG 1978
- L1 LANCASTER, DON. CMOS COOKBOOK. INDIANAPOLIS, IND:
HOWARD W. SAMS AND CO 1977
- M1 MARCOZ, F. AND O. TEDONE "HARDWARE DESCRIPTION LANGUAGES IN ITALY,"
COMPUTER, 60-61 (DEC 74)
- M2 MERMET, JEAN "HARDWARE DESCRIPTION LANGUAGES IN FRANCE,"
COMPUTER, 55-56 (DEC 74)
- M3 MERWIN, RICHARD E. "SOFTWARE MANAGEMENT: WE MUST FIND A WAY,"
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING,
SE-4 #4: 307-308 (JUL 78)
- N1 NATIONAL SEMICONDUCTOR. CMOS DATA BOOK.
SANTA CLARA, CALIF: NATIONAL SEMICONDUCTOR 1977
- P1 PEDERSEN, JAN T.; JOHN K. BUCKLE "KONGSBERG'S ROAD TO AN
INDUSTRIAL SOFTWARE METHODOLOGY," IEEE TRANSACTIONS ON
SOFTWARE ENGINEERING, SE-4 #4: 263-269 (JUL 78)
- P2 PILOTY, ROBERT "HARDWARE DESCRIPTION LANGUAGES IN THE FEDERAL
REPUBLIC OF GERMANY," COMPUTER, 57-59 (DEC 74)
- P3 PURVIS, RICHARD E. AND RONALD D. YOHO. MMF: MICROPROGRAMMABLE
MICROCOMPUTER EMULATOR. UNPUBLISHED THESIS:
AIR FORCE INSTITUTE OF TECHNOLOGY 1978

- R1 RAETH, PETER G. AND WILLIAM J. BARKSDALE "AN INTERACTIVE COMPUTER PACKAGE FOR ACTIVE FILTER DESIGN," PROCEEDINGS: TELE-SOUTHEASTCON, 351-354 (APR 73)
- R2 RAMP, RICHARD; ROBERT AUBIN; CRAIG LAMONT; JOHN BOEKY "THE OFFICIAL LANGUAGE OF THE LOGIC SIMULATOR," UNPUBLISHED, SANDIA LABS (NOV 80)
- R3 RALSTON, ANTHONY AND C.L. MEIK ENCYCLOPEDIA OF COMPUTER SCIENCE. PETROCELLI/CHARTER: NEW YORK, NY 1976
- S1 SCHNETTERWIND, N.F. "THE USE OF SIMULATION IN THE EVALUATION OF SOFTWARE," COMPUTER, 47-43 (APR 77)
- S2 SHIRWOOD, WILL. "THE BOOLEAN CONNECTION," PROCEEDINGS: SEMICONDUCTOR TEST CONFERENCE, 274-281 (1978)
- S3 SIEWIOREK, DAN "INTRODUCING ISP," COMPUTER, 39-41 (DEC 74)
- S4 SIEWIOREK, DAN "INTRODUCING PMS," COMPUTER, 42-44 (DEC 74)
- S5 SOONG, NORMAN LOONGSUNG "THE DESIGN OF PROGRAM LOGIC," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 13: 354-365 (JUN 76)
- S6 STUTZ, E.A. AND W.M. VAN CLEEMPUT. "STRUCTURAL INTEGRATED CIRCUIT DESIGN WITH THE HIDRIS SYSTEM," PROCEEDINGS: NATIONAL ELECTRONICS CONFERENCE, 123-128 (1978)
- S7 SU, STEPHEN Y.H. "A SURVEY OF COMPUTER HARDWARE DESCRIPTION LANGUAGES IN THE USA," COMPUTER, 45-51 (DEC 74)
- S8 SURBER, WILLIAM H. PCAP: PRINCETON CIRCUIT ANALYSIS PROGRAM. PRINCETON UNIVERSITY: PRINCETON, NJ 1976
- S9 SZYGENDA, S.A. "DIGITAL SYSTEMS SIMULATION," COMPUTER, 23-23 (MAR 75)
- S10 SZYGENDA, S.A. AND E.W. THOMPSON "DIGITAL LOGIC SIMULATION IN A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 1. DESIGN VERIFICATION," COMPUTER, 24-36, (MAR 75)
- T1 TANENBAUM, ANDREW S. STRUCTURED COMPUTER ORGANIZATION. ENGLEWOOD CLIFFS, NJ: PRENTICE-HALL INC 1976
- T2 THOMPSON, E.W. AND N. BILLAWALA "THE SOFTWARE ENGINEERING TECHNIQUE OF DATA HIDING AS APPLIED TO MULTI-LEVEL MODEL IMPLEMENTAION OF LOGICAL DEVICES IN DIGITAL SIMULATION," PROCEEDINGS: DESIGN AUTOMATION CONFERENCE, 12: 195-201 (JUN 75)
- T3 THOMPSON, E.W. AND S.A. SZYGENDA "DIGITAL LOGIC SIMULATION IN A TIME-BASED, TABLE-DRIVEN ENVIRONMENT: PART 2. PARALLEL FAULT SIMULATION," COMPUTER, 38-49 (MAR 75)
- T4 TRACY, JAMES H. "DIFFICULTIES IN APPLYING REGISTER TRANSFER LANGUAGES IN MICROCOMPUTER SYSTEM DESIGN," PROCEEDINGS: MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 158-161 (1978)

- T5 TROXEL, DONALD E. GRAPHICAL INPUT METHODOLOGY FOR COMPUTER AIDED ANALYSIS OF CIRCUITS. UNPUBLISHED THESIS: AIR FORCE INSTITUTE OF TECHNOLOGY 1978
- V1 VAN CLEEMPUT, W.M. "DESIGN INFORMATION TOOLS FOR STRUCTURED HARDWARE DESIGN," AFIT TRADITIONAL PAPER, 1-11 (1972)
- V2 VAN CLEEMPUT, W.M. "SDL, A LANGUAGE FOR DESCRIBING THE STRUCTURE OF DIGITAL SYSTEMS," UNPUBLISHED, STANFORD UNIVERSITY (MAR 1979)
- V3 VAN CLEEMPUT, W.M. TUTORIAL: COMPUTER-AIDED DESIGN TOOLS FOR DIGITAL SYSTEMS. NEW YORK, NY: IEEE 1970
- V4 VAUCHER, JEAN "HARDWARE DESCRIPTION LANGUAGES IN CANADA," COMPUTER, 53-54 (DEC 74)
- W1 WATANABE, HITOSHI AND KIICHI FUJINO "HARDWARE DESCRIPTION LANGUAGES IN JAPAN," COMPUTER, 62-63 (DEC 74)

Appendix A
SISL USERS GUIDE

TABLE OF CONTENTS

OVERVIEW.....	54
SISL SYNTAX.....	57
AN EXAMPLE.....	57
SISL INPUT FILES.....	59
SISL OUTPUT FILES.....	61
SISL TEMPORARY FILES.....	63
CAUTION ON FILES.....	63

SISL, Structural Interface to the SALOGS language, is designed as a functional level preprocessor to SALOGS (Schematic LOGic Simulator) which is a gate level digital simulator. SALOGS simulates digital systems using AND, OR, and INVERT primitives. These primitives or gates perform during the simulation almost the same as do their MOS technology counterparts. Eight signal states are used to partition voltage levels. These eight states include the logical states. Refer to Appendix D of this guide for more on the application of and the terms applied in relation to SALOGS.

The purpose of SISL is to allow the description of a digital system in terms of high level devices such as adders, shift registers, etc. rather than in gates such as AND, OR, etc. This level of description will be referred to in this manual as macro descriptions. The term gate level simulation is used here to refer to digital simulation using MOS technology behavior models of AND, OR and INVERT eight state primitives. The several algorithms attendant to SISL perform their preprocessing by implementing a digital system description language very close to that of SALOGS itself. Thus, the designer will find the use of this new level of modeling quite easy to transition to if he has gained a familiarity with the SALOGS design aid.

Not only can the designer work at a very high level of system description but he can link a gate level SALOGS model to a SISL macro model and run the entire network as one system. This guide assumes the users' knowledge of SALOGS. Appendix D of this guide contains a copy of the most recent users guide to that package.

OVERVIEW

SISL is designed to run as a functional level preprocessor to the gate level SALOGS modeling software. It will accept functional level descriptor information and return the SALOGS parameters required to create a single entity from the functional and gate level portions of a digital systems' model.

Fig UG-1 shows the run time data and control flow for SALOGS. Obviously, this design software runs as a series of batch programs interfaced through a number of disk files. Fig UG-2 shows how SISL is an added program (preprocessor) to the SALOGS series. The user creates two model files. One holds the SISL macro model portion of a digital system and the other holds the gate level portion. These two files are manipulated by SISL to produce a total network description to be processed by SALOGS. SISL does not produce gate level models for the large scale devices. Rather, it creates linkages to FORTRAN IV behavior models. These behavior models (called functional models in the SALOGS literature) determine how the device operates and the technology involved. They are not required by SISL itself.

MODELS.DAT = INPUT TO SYSTEM

FIG. 1-2

SETUP.DAT = INITIALIZATION OF INTERNAL SYSTEM

SAL/ACK SYSTEM TEST

(Drawn by:
John M. Acken)

NETWRK

NETWRK.FOR, ACKEN.MAC=SYSTEM DESCRIPTION COMPILER

SETPRT.DAT = ERROR MESSAGES

FANPRT.DAT = FANOUT INTERCONNECTION

SALSIM.DAT = PROGRAM TO EXERCISE MODELED SYSTEM

FANOUT.DAT

SALSIM

SALSIM.FOR=EXERCISING PROGRAM
COMPILER

SCLPRT.DAT = ERROR MESSAGES

SCLOUT.DAT=COMPILED EXERCISING PROGRAM

SIMUL

SIMUL.FOR, ACKSUB.FOR, ACKEN.MAC=
DIGITAL SYSTEM IS OPERATED UPON BY THIS
PROGRAM

SIMPRT.WRK= RESULTS OF MODEL EXERCISING

FAULT.LST=INFORMATION GENERATED FOR FAULT ANALYSIS

FAULT

FAULT.FOR, SIMUL.FOR/LIB, ACKSUB.FOR, ACKEN.MAC=
PROGRAM WHICH PERFORMS THE FAULT ANALYSIS

FLTPRT.WRK= RESULTS OF FAULT ANALYSIS

Single lines are data flow.

Double lines are control flow.

GRPHP.DAT: SALOGS' code level description. SISL adds on the SALOGS functional and behavioral models to this file. This file is sent on to SALOGS.

SISL.DAT: The description of the functional level digital system.

SISL.NAM: A list of device names and their individual number of I/O lines and internal subroutine names.

SISL.OUT: All messages generated by SISL during its last run.




FIG UG-2

SISL RUN TIME SYSTEM

SISL SYNTAX

SISL is a functional computer description language similar to that developed by W.M. Van Cleemput for his SSDL or Structural Description Language [V2,1]. For all the seeming complexity, the source code for SISL is only 1100 lines of FORTRAN IV. Appendix C of this guide contains the listing of the software. Appendix B of this guide gives the set of syntax diagrams which completely define this language. One need only study these constructs to understand the syntax.

AN EXAMPLE

To demonstrate the use of SISL, a complete run will now be presented. Fig UG-3 is an example of the block diagram of a digital system. In the next section examples will be given of each file required to program it.

There are several steps required to build a functional/gate level model. These steps are:

1. obtain the gate diagram for the gate model
2. code this model in the SALOGS gate level language
3. test for compile and execution errors of this model
4. decide on the functional level additions to the gate level model
5. write the SISL functional level portion of the overall model
6. test this portion for compile errors
7. run a test on the total functional/gate model
8. repeat steps 1-7 until results are satisfactory

The gate level portion of this system consists only of an AND gate. Since the designer is assumed to already have some expertise with SALOGS, we will only discuss the SISL requirements of the system.

FIG. VC-3

SISL INPUT FILES

Three files are required as input to the SISL preprocessor. These files provide the information required by SISL at run time. Following is a list of those files, descriptions of their required format, and a sample of each. Together, these file demonstrate the programming of the block diagram given in Fig UG-3.

SETUP.DAT The SALOGS gate level portion of the intended digital system; SISL adds to this file the linkages to any required behavior models. Refer to SALOGS USERS GUIDE for the details of gate level modeling. SISL assumes that this file originally contains no \$MODELS section.

Original version (created by user):

```
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

Final version (created by SISL):

```
$MODELS
COUNTUD    0    3    3    6    2    0
F E D    A B C
END COUNTUD
BTOG      0    3    3    6    1    0
H I J    F E D
END BTOG
CIRCUIT   2    3    3    6    0    0
H        1    J    A    B    C
COUNTUD F E D    A B C
BTOG H I J    F E D
END CIRCUIT
$END MODELS
INPUT A B C
OUTPUT K
AND K H I J
CIRCUIT H I J A B C
END
```

SISL.DAT

The description of the macro portion of the digital logic model of the gate model selected in the network is mentioned along with its attendant I/O lines in this fashion:

DEVICE(DEVICE(SPACE))OUTLIST(SPACE);(SPACE)INLIST where
OUTLIST is the list of nodes forming the output from the
device and INLIST is the list of inputs to the device.

The first non-comment line of this file is:

CONNECT(SPACE)OUTLIST(SPACE);(SPACE)INLIST where
OUTLIST is the list of macro model outputs
to the gate model and INLIST is the list of inputs
coming from the gate model.

```
*  
*  
*  
* THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR  
*  
*  
*  
CONNECT H I J ; A B C  
COUNTUD F E D ; A B C  
BTGG H I J ; F E D  
END
```

Continuations are noted by using a space followed by a "*" at the end of the continued line. A line may be continued from any point where a space occurs. Comment lines are noted by having a "*" as the first character of a line. An example of a continuation follows:

```
CONNECT H I J ; *  
A B C
```

SISL.NAM A list of all the allowed high level devices and certain parameters unique to each one. Every high level device usable by SISL and having code in the behavioral library is listed in this way:

LINE 1-- Device name (col 1-8), left justified to column
one

LINE 2-- number output nodes required (col 1-5)

number input nodes required (col 6-10)

SALOGS functional model number (col 11-15).

All numbers are integer and right justified.

BTOG			
3	3	1	
COUNTUD			
3	3	2	

SISL OUTPUT FILES

SETUP.DAT The combination of SALOGS gate, functional, and logical models created by SISL. This file contains the total system to be simulated and is passed on to SALOGS.

SISL.OUT All messages generated by SISL during its last run. Each message is of the format:

SUBROUTINE GENERATING MESSAGE, FORMAT NUMBER, and MESSAGE
Fig UG-4 gives an example of this file.

ROUTINE	# OUTPUTS	# INPUTS	# LINES	FNUM#	HASH #
BIG3	3	3	6	1	5
SMALL	3	3	6	2	11

LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- * THE SECOND TEST OF THE SISL/SALOGS TRANSLATOR
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- *
 LINEIN 15-- CONNECT H I J ; A B C

CONNECT 410--
 TOTAL # NODES COPIED TO SALOGS= 6
 OUTPUT NODES TO SALOGS= 3
 INPUT NODES FROM SALOGS= 3

*** OUTLIST ***

H
I
J

*** INLIST ***

A
B
C

GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL MODELS
 LINEIN 15-- COUNTUD F E D ; A B C
 LINEIN 15-- STOG H I J ; F E D
 LINEIN 15-- END

GETMOD 1002--

NODE NAME	OUTFLAG	INFLAG	HASH #
A	1	1	20
B	1	1	21
C	1	1	22
D	1	1	23
E	1	1	24
F	1	1	25
H	1	1	27
I	1	1	28
J	1	1	29

LMODEL 5-- AM BUILDING THE SALOGS LOGICAL MODEL
 ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS

The 1 under OUTFLAG/INFLAG indicates that the node has been used as an output/input node.

FIG UG-4 AN EXAMPLE OF SISL.OUT

SISL TEMPORARY FILES

SISL uses two files, TEMP1 and TEMP2, for working storage. These files are created and deleted during any given run.

CAUTION ON FILES

Any file used for output by SISL should always be backed up by the user prior to each run if the current version of that file is desired for retention. This is particularly true of SETUP.DAT since it is used first by SISL as the gate level portion of the digital network and then to contain the total system description.

APPENDIX B
SISL SYNTAX DIAGRAMS

TABLE OF CONTENTS


ALPHANUMERIC.....	66
SPECIAL CHARACTER.....	66
DIGIT.....	67
IDENTIFIER.....	68
NODE NAME.....	68
IDENTIFIER LIST.....	68
NAME OF FUNCTIONAL PRIMITIVE.....	68
OUTPUT OR INPUT LIST.....	68
NULL.....	69
NUMBER.....	69
ALPHANUMERIC.....	69
ANY CHARACTER.....	69
NUMBER RANGE.....	70
STRING.....	70
TEXT.....	70
MODEL SPECIFICATION.....	71
CONNECTION TO GATE MODEL.....	71
COMMENT.....	72
SISL PROGRAM.....	73




ALPHABETIC



(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(I)
(J)
(K)
(L)
(M)
(N)
(O)
(P)
(Q)
(R)
(S)
(T)
(U)
(V)
(W)
(X)
(Y)
(Z)

SPECIMEN
CHARACTER

(A)
(B)
(C)
(D)
(E)
(F)
(G)
(H)
(I)
(J)
(K)
(L)
(M)
(N)
(O)
(P)
(Q)
(R)
(S)
(T)
(U)
(V)
(W)
(X)
(Y)
(Z)











IDENTIFIER LIST




NAME OF FUNCTIONAL
PRIMITIVE




OUTPUT OR
INPUT LIST





Method of
Implementation



CONNECTION TO GATE MODEL







APPENDIX C
SISL LISTING

EACH SUBROUTINE IS PRECEDED BY ITS OWN OPERATING FLOW CHART.

THE FLOW CHARTS PORTRAY THE ALGORITHM USED FOR EACH ROUTINE.

In all the software, liberal use is made of certain functions which may not perform the same way on all computers:

OPEN, CLOSE are used for disk file handling.

.AND., .OR. are used on integer variables for data packing and and unpacking. These depend on a shift left being caused by $I=I*2$ and a shift right being caused by $I=I/2$ where I is an integer variable.

J="K places the non-decimal octal value K into the integer location I.

TABLE OF CONTENTS

MAIN.....	77
HALT.....	80
OPEN.....	82
CLOSE.....	84
LINEIN.....	86
NEXTID.....	89
IMOBUL.....	93
ENDMOD.....	96
GETMOD.....	98
TESTID.....	105
CONNECT.....	107
CONCHK.....	112
IBKPUT.....	114
IDHASH.....	116
IDPUT.....	118
MODULO.....	120
ICHAR.....	122
IFIND.....	124
LOCAL.....	126
EXIST.....	128
READIN.....	130

Context: MATHS

V
V
V
V

| C
| C OPEN THE FILE
| C
| C TRANSLATE DA FORMS
| C
| C READ THE FILES PROVIDED BY SISL-BIN-DIR-TIME.
| C
| C CALL COPEN
| C
| C LIST THE LIST OF ALLOWED FUNC NAMES AND THEIR
| C RELATED NUMBER OF DIFFERENT CODES AND THE FILE?
| C
| C CALL LISTS
| C
| C READ AND CHECK THE CORRECT CARD. THIS SHOULD BE THE FIRST
| C WITH COMPUTER CARD.
| C
| C CALL COPEN
| C
| C TRANSLATE THE FUNCTIONAL SYSTEM DESCRIPTION INTO
| C SIMLOG FUNCTIONAL AND LOGICAL MODEL SYNTAX
| C
| C CALL COPEN
| C
| C CALL THE TRANSLATED INFORMATION FROM STMPLUT ON TOP
| C CALL STMPLUT
| C
| C
| C ADD TO "TEMP" THE SIMLOG FUNCTIONAL MODEL
| C CALL COPEN
| C
| C ADD TO "TEMP" THE SIMLOG LOGICAL MODEL "CIRCUIT"
| C
| C CALL COPEN
| C
| C PUT "TEMP" INTO "STMPLUT" AND DELETE "TEMP"
| C
| C CALL COPEN
| C
| C CALL STMPLUT FOR THE SISL-BIN-DIR-SYSTEM
| C CALL THE TRANSLATE EXECUTION.
| C
| C CALL COPEN

V
V
V
V

| C
| C END

```

C
C
C
C DATA DESCRIPTION
C
C LNAME A NAME OF AN IDENTIFIER
C ICHAR A ASCII CHARACTER
C ICHEOL A SEQUENCE OF CHARACTERS
C MAXLEN THE MAXIMUM LENGTH OF A BLOCK NAME
C MAXN11 MAXNAME1
C MAXN12 MAXNAME1+2
C MAXN13 MAXNAME3
C MAXN14 MAXNAME4
C MAXBLK THE MAXIMUM NUMBER OF BEHAVIORAL BLOCKS
C LSTCHR A LIST OF CHARACTERS USED IN SISL
C NAMES A LIST OF BLOCK NAMES AND THE CORRESPONDING
C NUMBER OF OUTPUT/INPUT NODES REQUIRED BY EACH.
C NUMCHR THE NUMBER OF CHARACTERS IN LSTCHR
C MAXLIN THE LENGTH OF AN INPUT LINE
C ENDFIL 0, NO END OF FILE...1, END OF FILE REACHED (INPUT)
C IDTSIZ THE SIZE OF IDTABL
C IDTABL THE HASH TABLE FOR IDS
C MAXID THE ALLOWED LENGTH OF AN IDENTIFIER
C MAXID1 MAXID+1
C MAXID2 MAXID+2
C NOID 0, ID FOUND ; 1, NO ID FOUND
C MAXCON THE MAXIMUM NUMBER OF NODES WHICH CAN BE SHARED
C BETWEEN THE FUNCTION AND GATE LEVEL PORTIONS
C OF THE TOTAL SYSTEM DESCRIPTION.
C LINE THE CURRENT WORKING INPUT LINE
C LINE1 A GENERAL ARRAY TO HOLD WORKING INFORMATION
C LINEND THE END OF THE CURRENT WORKING INPUT LINE
C IDPNTR THE BEGINNING OF THE NEXT IDENTIFIER IN THE
C CURRENT WORKING INPUT LINE
C LSTCON THE LIST OF OUTPUT AND INPUT NODE CONNECTIONS
C THE SISL BEHAVIORAL MODEL SHARES WITH THE
C SALOGS GATE MODEL
C NUMPUT THE NUMBER OF NODE NAMES TO PUT ON A SINGLE LINE
C NUMCON THE CURRENT NUMBER OF NODES IN LSTCON
C NUMIN THE NUMBER OF INPUT NODES IN LSTCON
C NUMOUT THE NUMBER OF OUTPUT NODES IN LSTCON
C MODCNT THE NUMBER OF BEHAVIORAL MODELS REFERENCED
C BY SISL.DAT
C
C COMMON/MODELS/ MODCNT,NUMPUT
C
C COMMON/IDS/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
C 1 IDTSIZ
C
C COMMON/NAME/ NAMES(60,12),MAXNAME,MAXN11,MAXN12,MAXN13,
C 1 MAXN14,MAXBLK,LSTCHR(70),NUMCHR
C
C COMMON/SISL/ LINE(80),LINE1(80),IBLANK,IASTRA,MAXLIN,
C 1 LINEND, IDPNTR,MAXID,NOID,ENDFIL
C
C COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
C 1 ICOLOW

```

```

C
C
C
DATA NAMES,LSI,OR/1520*10 /,LINE/80*0/,LINEND/0/
C
DATA LBLNAME/1520*10 /,LN1,LN2,MAXLEN,MAX2/1520/100,0,10/
C
DATA LSTCR/ 1DA,1BB,1BG,1D0,1HE,1HF,1EG,1B2,1HJ,1HJ,
1 HX,1HG,1B3,1B4,1H0,1EP,1HJ,1ER,1E4,1ET,1H9,1HV,1BW,
2 1BX,1HY,1HZ,1H1,1H2,1H3,1H4,1H5,1H6,1H7,1H8,1H9,1H0,
3 1H ,1H ,1H ,1H /,1H ;,1H ;,1H0,1H1,1H2,1H3,1H4,1H5,1H6,
4 1H7,1H8,1H9,1H0,1H1,1H2,1H3,1H4,1H5,1H6,1H7,1H8,
5 1H9,7*1H /
C
DATA IBLANK,IASTRA,ICOLON,MAXLIN,ENDFILE,MAXID,MAXCON
1 /1H ,1H*,1H ;,80,0.0,8,100/
C
DATA MODCNT,MAXNAME,MAXN11,MAXNM2,MAXNM3,MAXNM4,MAXBLK,
1 NUMCHR /0,8,9,10,11,12,60,70/
C
C OPEN ALL FILES
C
CALL OPEN
C
C READ IN THE LIST OF ALLOWED BLOCK NAMES AND THEIR
C REQUIRED NUMBER OF OUTPUT/INPUT NODES AND THE FNUM?
C
CALL READUM
C
C READ THE CONNECT CARD. THIS SHOULD BE THE FIRST
C SISL COMMAND CARD.
C
CALL CONECT
C
C TRANSLATE THE BEHAVIORAL SYSTEM DESCRIPTION INTO
C SALOGS FUNCTIONAL AND LOGICAL MODEL SYNTAX
C
CALL GETMOD
C
C PUT THE TRANSLATED INFORMATION FROM SISL.DAT ON TOP
C OF SETUP.DAT
C
C APPEND TO "TEMP1" THE SALOGS FUNCTIONAL MODEL
C INTERFACES.
C
C APPEND TO "TEMP1" THE SALOGS LOGICAL MODEL "CIRCUIT"
C
CALL LMODEL
C
C PUT "TEMP1" INTO "SETUP.DAT" AND DELETE "TEMP1"
C
CALL ENDMOD
C
C CLOSE ALL THE FILES AND TERMINATE EXECUTION.
C
CALL CLOSE
END

```

1

1

7

1

1. **GETTING STARTED**
1. **INTRODUCTION AND WORKFLOW** - **COMPUTER PROGRAMMING**

1. **CHURCHES AND CHURCHES** - **PATRIOTIC MESSAGE-GIVING**
2. **CHURCHES AND CHURCHES**

1. C-CASE: EFFECTS AND TESTS ON THE EXECUTION

CHIEN CHANG

5

1

1

144 *Journal*

三

```
C
C
C
      SUBROUTINE HALT
C
C  PROVIDED IN THE ENCL. FOR USE IN PROGRAMS.
C
C      COMMON/GENL/ LINE(80),LINE1(80),IBLACK,IASTRA,MAXLIN,
C      LINEND,IDLINR,MAXD,NJED,ENDFL
C
C      WRITE (2,10)
C      WRITE (5,10)
10   FORMAT (' HALT 10-- ** FATAL ERROR ** PROGRAM HALTED **')
      IF (LINEND.LE.0) GO TO 20
      WRITE (2,15) (LINE(I),I=1,LINEND)
      WRITE (5,15) (LINE(I),I=1,LINEND)
15   FORMAT (' HALT 15--',
     1          ' CURRENT SISL.DAT COMMAND LINE= ',80A1)
20   CALL CLOSE
      END
```

Exercise 10.3

• 18 •

V
V
V
V

REVIEW

1

C
C
C
SUBROUTINE OPEN
C
C GETS ALL FILE NAMES AND REQUESTED BY USER AT RUN TIME.
C
OPEN(UNIT=10,DEVICE='DSK0',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.RAI')
OPEN(UNIT=15,DEVICE='DSK0',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SETUP.DAT')
OPEN(UNIT=10,DEVICE='DSK0',ACCESS='SEQIN',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.DAT')
OPEN(UNIT=3,DEVICE='DSK0',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP2')
OPEN(UNIT=2,DEVICE='DSK0',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='SISL.OUT')
OPEN(UNIT=1,DEVICE='DSK0',ACCESS='SEQOUT',MODE='ASCII',
1 DISPOSE='SAVE',FILE='TEMP1')
REWIND 20
REWIND 15
REWIND 10
REWIND 3
REWIND 2
REWIND 1
RETURN
END

CONTINUATION

二

512

```
C  
C  
C  
      SUBROUTINE CLOSE  
C  
C  Closes all units except 11, which is for output of grid and  
C  TERMINATION INFORMATION.  
C  
      CLOSE (UNIT=20)  
      CLOSE (UNIT=15)  
      CLOSE (UNIT=10)  
      CLOSE (UNIT=3)  
      CLOSE (UNIT=2)  
      CLOSE (UNIT=1)  
      STOP  
      END
```


1. $\{ \cdot \} = \{ \cdot \}$ 2. $\{ \cdot \} = \{ \cdot \}$ 3. $\{ \cdot \} = \{ \cdot \}$

1. *What is the relationship between the two main characters?*

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

1 V
1 V
1 V





```

C
C
C      SUBROUTINE ALIAS
C
C      THIS SUBROUTINE IS USED TO READ THE DATA FROM THE INPUT
C      FILE AND TO WRITE IT TO THE OUTPUT FILE.
C      IT IS CALLED BY THE MAIN PROGRAM, WHICH IS THE MAIN
C      COMPUTER, AND IS USED AS A SUBROUTINE.
C
C      CALLING ARGUMENTS: LINE(10), LINE(100), BLANK, MAXLEN,
C      I, LINEEND, LINEPOSITION, AND IPRINT
C
C      GET THE MAXLEN COMMAND LINE FROM SISLUDAT
C
      LINEEND=0
      READ (10,10,END=100) LINE1
      FORMAT (50A1)
      WRITE (2,15) LINE1
      WRITE (5,15) LINE1
      FORMAT ('LINEIN 15-- ',50A1)
C
C      DELETE DUPLICATE BLANKS
C
      DO 20 I=1,MAXLEN
         IF (LINE1(I).NE.BLANK) GO TO 25
20      CONTINUE
         GO TO 5
25      IF (LINE1(I).EQ.BLANK) GO TO 5
27      LINEEND=LINEEND+1
      LINE(LINEEND)=LINE1(I)
      I=I+1
      IF (I.GT.MAXLEN) GO TO 500
      IF (LINE1(I).NE.BLANK) GO TO 27
      LINEEND=LINEEND+1
      LINE(LINEEND)=BLANK
      K=1
      IF (K.GT.MAXLEN) GO TO 500
      DO 30 J=K,MAXLEN
         IF (LINE1(J).NE.BLANK) GO TO 27
30      CONTINUE
C
C      RESET THE LINE POSITION POINTER
C
500      INPUTA=1
      I=LINEEND+1
      IF (I.GT.MAXLEN) GO TO 600
      DO 550 J=I,MAXLEN
         LINE(J)=BLANK
550      CONTINUE
600      INPUTA=1
C
C      SET THE END FLAG
C
1000      END(1)=1.0
      RETURN
      END

```

AD-A100 784


AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO--ETC F/8 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)

DEC 80 P G RAETH

UNCLASSIFIED AFIT/GCS/EE/80D-12

NL

EN 3
AD
SCHOO



10. The following table summarizes the results of the study. The first column lists the variables, the second column lists the sample size, and the third column lists the estimated effect sizes.

1. *What is the primary purpose of the study?*

1. *What is the primary purpose of the study?*

For more information about the study, please contact Dr. Michael J. Kupferschmidt at (415) 502-2555 or via email at kupferschmidt@ucsf.edu.

10. The following table shows the number of hours worked by each employee.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

1. **PROBLEMS** **AND** **SOLU-**
TIONS

在本研究中，我们探讨了不同类型的音乐对情绪状态的影响。

Journal of Health Politics, Policy and Law, Vol. 35, No. 4, December 2010
DOI 10.1215/03616878-35-4 © 2010 by The University of Chicago

Digitized by srujanika@gmail.com

Editorial Problem: Effect of Age

THE END OF THE STORY

1. *What is the primary purpose of the study?*

[View Details](#) | [Edit](#) | [Delete](#)

Digitized by srujanika@gmail.com

Digitized by srujanika@gmail.com

1. THE PUPILS ARE ASKED TO
REMEMBER THE WORDS
THEY HAVE LEARNED IN THE PREVIOUS LESSON.
THEY ARE TOLD THAT
THEY WILL LEARN
NEW WORDS.

.....

.....

.....

1. THE PUPILS ARE ASKED TO COPY THE STATED CHARACTERS,
ONE AT A TIME.
1. THE PUPILS ARE ASKED TO COPY THE STATED CHARACTERS,
ONE AT A TIME.
1. THE PUPILS ARE ASKED TO COPY THE STATED CHARACTERS,
ONE AT A TIME.

.....

```

C
C
C
C      SUBROUTINE NEXTID
C
C      COMMON/IDC/  IDPNTR(1000,10), IDPLAC, IDHSH, MAXID, MAXID2,
C      1 IDTSIZ
C      COMMON/SIML/ LINE(80), LINE1(80), IBLANK, LASTRA, MAXLIN,
C      1 LINEND, IDPNTR, MAXID, NOID, IDTSIZ
C      COMMON/NODES/ LSTCON(100,8), XNICON, NUMOUT, NUMIN, MAXCON,
C      1 ICOLON
C
C      THIS ROUTINE GETS THE NEXT ID IN AN IDENTIFIER LIST.
C
C
C      CHECK FOR SPECIAL CASES
C
      NOID=0
      IF (IDPNTR.GT.LINEND) GO TO 500
      IF (LINE(IDPNTR).EQ.IASTRA) CALL LINEIN
      IF (ENDFL.EQ.1.0) GO TO 550
      IF (LINE(IDPNTR).EQ.ICOLON) GO TO 475
      IF (LINE(IDPNTR).EQ.IBLANK) GO TO 1500
C
C      PUT THE NEXT ID INTO LINE1
C
      DO 10 I=1,MAXID
         IF (LINE(IDPNTR).EQ.IBLANK) GO TO 100
         LINE1(I)=LINE(IDPNTR)
         IDPNTR=IDPNTR+1
         IF (IDPNTR.GT.LINEND) GO TO 100
10     CONTINUE
C
C      PACK BLANKS AT THE END OF THE ID
C
      I=MAXID+1
100    IF (IDPNTR.GT.LINEND) I=I+1
      IF (LINE(IDPNTR).NE.IBLANK) GO TO 600
      IF (I.GT.MAXID) GO TO 200
      DO 150 K=I,MAXID
         LINE1(K)=IBLANK
150    CONTINUE
200    IDPNTR=IDPNTR+1
      DO 210 I=1,MAXID
         IF (LINE1(I).EQ.IBLANK) GO TO 400
         ICHR=LINE1(I)
         IF (ICHAR(ICHAR).GT.36) GO TO 700
210    CONTINUE
400    IDPLAC=IDHSH(IDUMMY)
475    RETURN
C
C      NO ID FOUND
C
500    NOID=1
      RETURN

```

C
C ERROR MESSAGES
C
550 WRITE (2,551)
WRITE (5,551)
551 FORMAT (' NEXID 551-- EOF WHILE TRYING TO GET',
1 ' CONTINUATION CARD')
CALL, HALT
600 WRITE (2,601)
WRITE (5,601)
601 FORMAT (' NEXID 601-- ID TOO LONG')
CALL, HALT
700 WRITE (2,701) (LINE1(I),I=1,MAXID)
WRITE (5,701) (LINE1(I),I=1,MAXID)
701 FORMAT (' NEXID 701-- ID CONTAINS INVALID CHARACTERS',
1 ' (A-Z,0-9 ONLY) ',10A1)
CALL, HALT
1500 WRITE (2,1501) IDPNTR
WRITE (5,1501) IDPNTR
1501 FORMAT (' NEXID 1501-- A BLANK IS THE FIRST CHARACTER',
1 ' OF AN IDENTIFIER',/, ' IDPNTR= ',I10)
CALL, HALT
END

<ENTRIES: FNGFLS>

V
V
V
V

```
| C  
| C  
| C  
| C      SUBCIRCUIT MODEL  
| C  
| C      THIS SUBROUTINE CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"  
| C      AND APPENDS IT TO THE FUNCTIONAL MODEL LIST NOW RESIDING  
| C      IN FILE "FNGFLS".  
| C  
| C  
| C      PRINT THE "CIRCUIT" LINE.  
| C      THIS IS THE BEGINNING OF THE SALOGS LOGICAL MODEL WHICH  
| C      DESCRIBES THE OVERALL MACRO SYSTEM.  
| C  
| C  
| C      STORE THE APPROPRIATE SALOGS LOGICAL MODEL NAME WITH ITS  
| C      REQUIRED PARAMETERS.  
| C  
| C  
| C      PRINT THE OUTPUT/INPUT LIST  
| C  
| C  
| C      APPEND THE SISL SYSTEM BLOCK NAMES WITH THEIR PARAMETERS  
| C  
| C  
| C      APPEND THE SALOGS LOGICAL MODEL END FLAG.  
| C  
| C      APPEND THE SALOGS END OF FUNCTIONAL/LOGICAL MODELS END FLAG.  
| C
```

V
V
V
V

PRINTFLS

END

```

C
C
C
      SUBROUTINE LMODEL
C
      COMMON/MODELS/ MODCNT,NUMPUT
      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
      1 1COLON
      COMMON/SISL/ LINE1(80),IBLANK,IASTRA,MAXLIN,
      1 LINEND,IPTR,MAXID,NODD,ENDFIL
C
C THIS ROUTINE CREATES THE SALOGS LOGICAL MODEL "CIRCUIT"
C AND APPENDS IT TO THE BEHAVIORAL MODEL LIST NOW RESTING
C IN FILE "TEMP1"
C
C
C PRINT THE "CIRCUIT" LINE
C
      WRITE (2,5)
      WRITE (5,5)
  5   FORMAT(' LMODEL 5-- AM BUILDING THE SALOGS LOGICAL MODEL')
      WRITE (1,10) MODCNT,NUMOUT,NUMIN,NUMCON
 10   FORMAT ('CIRCUIT',4(1X,I4),'    0    0')
      NUMPUT=80/(MAXID+5)
      IF (NUMPUT.LT.1) GO TO 500
      M=0
      N=1-NUMPUT
C
C PRINT THE OUTPUT/INPUT LIST
C
 15   M=M+NUMPUT
      N=N+NUMPUT
      IF (M.GT.NUMCON) M=NUMCON
      IF (N.GT.M) GO TO 50
      IPLACE=0
      DO 20 J=N,M
          DO 18 K=1,MAXID
              IPLACE=IPLACE+1
              LINE1(IPLACE)=LSTCON(J,K)
 18      CONTINUE
          IPLACE=IPLACE+1
          LINE1(IPLACE)=IBLANK
 20      CONTINUE
      IF (NUMCON.GT.M) IPLACE=IPLACE+1
      IF (NUMCON.GT.M) LINE1(IPLACE)=IASTRA
      WRITE (1,25) (LINE1(I),I=1,IPLACE)
 25      FORMAT (80A1)
      IF (NUMCON.GT.M) GO TO 15
 50      IF (MODCNT.LT.1) GO TO 70

```

```
C
C LIST THE BEHAVIORAL MODEL LINES
C THESE RESIDE IN TEMP2
C
CLOSE (UNIT=3)
OPEN (UNIT=3, FILE='TEMP2', ACCESS='SEQUENTIAL', MODE='ASCII',
1 DISPOSE='DELETE', FILE='TEMP2')
REWIND 3
55 READ (3,25,EOD=70) LINE1
WRITE (1,25) LINE1
GO TO 55
70 WRITE (1,71)
71 FORMAT ('END CIRCUIT',/, '$END MODELS')
RETURN
C
C ERROR MESSAGES
C
500 WRITE (2,501)
      WRITE (5,501)
501 FORMAT (' LMODEL 501-- NUMPUT<1, MUST BE>1',/,
1           ' THIS IS CAUSED BY NODE NAMES BEING TOO BIG',/,
2           ' DECREASE THE ALLOWED NODE NAME LENGTH')
CALL HALT
END
```

<entre: 1>>>

V
V
V
V

```
| C  
| C  
| C      SUBROUTINE: SETUP  
| C  
| C      C  CALLS SISBLIB.LIB(CS),UNITS.CS, I, IRIGAVE, TASTER, MAXINT,  
| C      C  FILEIO, INP-OUT, XAMP, DLOG, DFTI  
| C  
| C      C  READS SETUP.DAT TO GIVE AT ITS OWN TURN THE SETTING  
| C      C  INFORMATION CREATED BY SISB.EXE  
| C  
| C  
| C      C  GET "SETUP.DAT" AND APPEND IT TO "TDF.DAT"  
| C  
| C  
| C      C  APPEND THE STATUS-GATE LEVEL PORTION OF THE DIGITAL  
| C      C  SYSTEM TO THE FUNCTIONAL LOGICAL MODELS CREATED IN  
| C      C  SUBROUTINE: TDF.  
| C  
| C  
| C      C  TRANSFER "TDF.DAT" TO "SETUP.DAT"  
| C  
| C  
| C      C  SHOW TOTAL SYSTEM DESCRIPTION TO THE FILE TO BE PASSED ON  
| C      C  TO SISB.  
| C
```

V
V
V
V

E/TIM

E/TB

```
C
C
C
      SUBROUTINE ENDMOD
C
      COPEN/SISL/ LINE(80),LINE1(80),IBLACK,IASERA,MAXLIN,
      1 LINEND,IPNTER,MAXID,NOID,ENDFIL
C
C REMAKE SETUP.DAT TO HAVE AT ITS HEAD THE NEW MODELING
C INFORMATION CREATED BY SISL.EXE
C
C
C GET "SETUP.DAT" AND APPEND IT TO "TEMP1"
C
      WRITE (2,3)
      WRITE (5,3)
3     FORMAT (' ENDMOD 3-- AM REBUILDING SETUP.DAT FOR SALOGS')
1     READ (15,5,END=100) LINE1
      WRITE (1,5) LINE1
5     FORMAT (80A1)
      GO TO 1
C
C TRANSFER "TEMP1" TO "SETUP.DAT"
C
100   CLOSE(UNIT=15)
      CLOSE(UNIT=1)
      OPEN(UNIT=15,DEVICE='DSKC',ACCESS='SEQOUT',MODE='ASCII',
1      DISPOSE='SAVE',FILE='SETUP.DAT')
      OPEN(UNIT=1,DEVICE='DSKC',ACCESS='SEQIN',MODE='ASCII',
1      DISPOSE='DELETE',FILE='TEMP1')           *
      REWIND 15
      REWIND 1
110   READ (1,5,END=200) LINE1
      WRITE (15,5) LINE1
      GO TO 110
200   RETURN
      END
```

1. **NAME**
2. **ADDRESS**
3. **TELEPHONE NUMBER**
4. **TYPE OF BUSINESS**
5. **NUMBER OF EMPLOYEES**
6. **NUMBER OF VEHICLES**
7. **NUMBER OF TRUCKS**
8. **NUMBER OF TRAILERS**
9. **NUMBER OF CARS**
10. **NUMBER OF BOATS**
11. **NUMBER OF AIRPLANES**
12. **NUMBER OF HELICOPTERS**
13. **NUMBER OF RAIL CARS**
14. **NUMBER OF AIRPORTS**
15. **NUMBER OF AIRPORTS**
16. **NUMBER OF AIRPORTS**
17. **NUMBER OF AIRPORTS**
18. **NUMBER OF AIRPORTS**
19. **NUMBER OF AIRPORTS**
20. **NUMBER OF AIRPORTS**
21. **NUMBER OF AIRPORTS**
22. **NUMBER OF AIRPORTS**
23. **NUMBER OF AIRPORTS**
24. **NUMBER OF AIRPORTS**
25. **NUMBER OF AIRPORTS**
26. **NUMBER OF AIRPORTS**
27. **NUMBER OF AIRPORTS**
28. **NUMBER OF AIRPORTS**
29. **NUMBER OF AIRPORTS**
30. **NUMBER OF AIRPORTS**
31. **NUMBER OF AIRPORTS**
32. **NUMBER OF AIRPORTS**
33. **NUMBER OF AIRPORTS**
34. **NUMBER OF AIRPORTS**
35. **NUMBER OF AIRPORTS**
36. **NUMBER OF AIRPORTS**
37. **NUMBER OF AIRPORTS**
38. **NUMBER OF AIRPORTS**
39. **NUMBER OF AIRPORTS**
40. **NUMBER OF AIRPORTS**
41. **NUMBER OF AIRPORTS**
42. **NUMBER OF AIRPORTS**
43. **NUMBER OF AIRPORTS**
44. **NUMBER OF AIRPORTS**
45. **NUMBER OF AIRPORTS**
46. **NUMBER OF AIRPORTS**
47. **NUMBER OF AIRPORTS**
48. **NUMBER OF AIRPORTS**
49. **NUMBER OF AIRPORTS**
50. **NUMBER OF AIRPORTS**
51. **NUMBER OF AIRPORTS**
52. **NUMBER OF AIRPORTS**
53. **NUMBER OF AIRPORTS**
54. **NUMBER OF AIRPORTS**
55. **NUMBER OF AIRPORTS**
56. **NUMBER OF AIRPORTS**
57. **NUMBER OF AIRPORTS**
58. **NUMBER OF AIRPORTS**
59. **NUMBER OF AIRPORTS**
60. **NUMBER OF AIRPORTS**
61. **NUMBER OF AIRPORTS**
62. **NUMBER OF AIRPORTS**
63. **NUMBER OF AIRPORTS**
64. **NUMBER OF AIRPORTS**
65. **NUMBER OF AIRPORTS**
66. **NUMBER OF AIRPORTS**
67. **NUMBER OF AIRPORTS**
68. **NUMBER OF AIRPORTS**
69. **NUMBER OF AIRPORTS**
70. **NUMBER OF AIRPORTS**
71. **NUMBER OF AIRPORTS**
72. **NUMBER OF AIRPORTS**
73. **NUMBER OF AIRPORTS**
74. **NUMBER OF AIRPORTS**
75. **NUMBER OF AIRPORTS**
76. **NUMBER OF AIRPORTS**
77. **NUMBER OF AIRPORTS**
78. **NUMBER OF AIRPORTS**
79. **NUMBER OF AIRPORTS**
80. **NUMBER OF AIRPORTS**
81. **NUMBER OF AIRPORTS**
82. **NUMBER OF AIRPORTS**
83. **NUMBER OF AIRPORTS**
84. **NUMBER OF AIRPORTS**
85. **NUMBER OF AIRPORTS**
86. **NUMBER OF AIRPORTS**
87. **NUMBER OF AIRPORTS**
88. **NUMBER OF AIRPORTS**
89. **NUMBER OF AIRPORTS**
90. **NUMBER OF AIRPORTS**
91. **NUMBER OF AIRPORTS**
92. **NUMBER OF AIRPORTS**
93. **NUMBER OF AIRPORTS**
94. **NUMBER OF AIRPORTS**
95. **NUMBER OF AIRPORTS**
96. **NUMBER OF AIRPORTS**
97. **NUMBER OF AIRPORTS**
98. **NUMBER OF AIRPORTS**
99. **NUMBER OF AIRPORTS**
100. **NUMBER OF AIRPORTS**

10. The following table shows the number of hours worked by each employee in a company.

100

— — — — —

10. *U.S. v. T. J. O'Brien*, 197 U.S. 100, 103 (1895).

10.000-10.000-10.000-10.000-10.000-10.000-10.000-10.000-10.000-10.000

1. $\text{H}_2\text{O} + \text{CO}_2 \rightarrow \text{H}_2\text{CO}_3$
2. $\text{H}_2\text{CO}_3 \rightarrow \text{H}_2\text{O} + \text{CO}_2$

—
—
—

ANSWER THE QUESTIONS ACCORDING TO THE DIRECTIONS
IN THE INSTRUCTIONS.

Figure 1. The relationship between the number of species and the area of forest cover.

Figure 10. The effect of the parameter α on the total energy E of the system.

For more information about the National Institute of Child Health and Human Development, please visit the NICHD website at www.nichd.nih.gov.

10. The following table shows the number of hours worked by each employee.

$$\begin{aligned} & \text{if } x_1 = 0, \text{ then } x_2 = 1 - x_1, \text{ and } f(x_1, x_2) = x_1 x_2 \\ & \text{if } x_1 = 1, \text{ then } x_2 = 1 - x_1, \text{ and } f(x_1, x_2) = x_1 x_2 \\ & \text{if } x_1 = 0, \text{ then } x_2 = 1 - x_1, \text{ and } f(x_1, x_2) = x_1 x_2 \\ & \text{if } x_1 = 1, \text{ then } x_2 = 1 - x_1, \text{ and } f(x_1, x_2) = x_1 x_2 \end{aligned}$$

18. The following is a list of the names of the members of the Board of Education of the City of New York, and the date of their election:

1. *What is the best way to learn English?*

1
1

```

C
C
C      SUBROUTINE GETMOD
C
      COMMON/GETMOD/ IDCODE(10), IDNAME, MAXID1, MAXID2,
      1  IDTYPE,
      COMMON/GETMOD/ NGEN, I, IPNT
      COMMON/GETMOD/ LINE(10), LINEI(30), IBLANK, LASTRA, MAXLEN,
      1  LINEND, IDPNTR, MAXL, COLD, ENDFL,
      COMMON/NAMES/ NAMES(60,12), MAXNM1, MAXNM2, MAXNM3,
      1  MAXNM4, LMAXL, IDPNTR(70), NUMCHR
      COMMON/NODES/ LSICON(100,3), NUMCON, NUMOUT, NUMIN, MAXCON,
      1  ICOLON
C
C      READS IN THE BEHAVIORAL MODEL FROM SISL.DAT AND
C      ARRANGES IT FOR SALOGS.
C
      WRITE (2,1)
      WRITE (5,1)
      1  FORMAT (' GETMOD 2-- AM BUILDING THE SALOGS FUNCTIONAL',
      1          ' MODELS')
C
C      GET THE NEXT BLOCK IN THE BEHAVIORAL SYSTEM
C
      WRITE (1,3)
      3  FORMAT ('$MODELS')
      5  NOUT=0
      NTOTAL=0
      OUTFLG=1.
      CALL LINEIN
C
C      CHECK FOR EOF
C
      IF (ENDFL.EQ.1.) GO TO 1000
      IF (LINE(1).EQ.1HE.AND.LINE(2).EQ.1HN.AND.
      1  LINE(3).EQ.1HD) GO TO 1000
C
C      PULL OUT THE BLOCK NAME
C
      MODCNT=MODCNT+1
      DO 10 NUMISH=1,MAXNAM
         LINEI(NUMISH)=LINE(NUMISH)
         IF (LINE(NUMISH).EQ.IBLANK) GO TO 20
      10 CONTINUE
      IF (LINE(MAXNM).NE.IBLANK) GO TO 600
      NUMISH=MAXNM1
      20 NUMISH=NUMISH-1
      IPLACE=IFIND(NUMISH)
      IF (IPLACE.EQ.0) GO TO 500
      IDPNTR=NUMISH+2
      WRITE (1,22) (NAMES(IPLACE,I),I=1,MAXNAM),
      1 (NAMES(IPLACE,I),I=MAXNM1,MAXNM4)
      22 FORMAT (8A1,'     0',4I5,'     0')
      IDPNT1=IDPNTR
      IF (LINE(IDPNT1).EQ.LASTRA) WRITE (3,105) LINE
      IF (LINE(IDPNT1).EQ.LASTRA) IDPNT1=1

```

```

C
C CHECK ALL THE IDs OF THE GIVEN BLOCK, REMOVE THE ;
C
30    CALL NEXTID
      IF (NOLD.EQ.1) GO TO 120
C
C CASE FOR SEMICOLON
C
      IF (LINE(IDPTR).NE.IDCOLON) GO TO 100
      IF (LINE(IDPTR+1).NE.IDBLANK) GO TO 700
      LINE(IDPTR)=IDBLANK
      OUTFLG=0.
      IDPTR=IDPTR+2
      IF (IDPTR.EQ.3) NOUT=NTOTAL
      IF (IDPTR.EQ.3) GO TO 30
      NOUT=NTOTAL+1
      IDTABL(IDPLAC,MAXID1)=1
C
C CASE FOR ASTERISK
C
100   IF (LINE(IDPTR).NE.IASTRA) GO TO 110
      WRITE (3,105) LINE
105   FORMAT (80A1)
      WRITE (1,105) (LINE(I),I=IDPNT1,MAXLIN)
      IDPNT1=1
C
C CASE FOR VALID ID
C
110   NTOTAL=NTOTAL+1
      IF (OUTFLG.EQ.1.) IDTABL(IDPLAC,MAXID1)=1
      IF (OUTFLG.EQ.0.) IDTABL(IDPLAC,MAXID2)=1
      GO TO 30
120   IF (NOUT.EQ.0) NINPUT=NTOTAL
      IF (NOUT.NE.0) NINPUT=NTOTAL-NOUT
      WRITE (3,105) LINE
      WRITE (1,105) (LINE(I),I=IDPNT1,MAXLIN)
      WRITE (1,123) (NAMES(IPLACE,I),I=1,MAXNAM)
123   FORMAT (4HUND ,8A1)
      IF (NOUT.EQ.NAMES(IPLACE,MAXNM1).AND.
1      NINPUT.EQ.NAMES(IPLACE,MAXNM2)) GO TO 5

```

C
C ERROR MESSAGES
C

```
      WRITE (2,125) ROUT,NAME,(PLACE,MAXNM),  
1           NUMBER,LEN(ROUT),LEN(NAME)  
      WRITE (5,125) ROUT,NAME,(PLACE,MAXNM),  
1           RINPUT,NAME,(PLACE,MAXNM)  
125  FORMAT (' GETMOD 125-- INVALID NUMBER OF OUTPUT',  
1           ' OR INPUT LINES FOR THIS BLOCK',/,  
2           ' REQUIRED...OUTPUT= ',215,' ...INPUT= ',215)  
      CALL HALT  
500  WRITE (2,501) (LINE1(I),I=1,NUMHSH)  
      WRITE (5,501) (LINE1(I),I=1,NUMHSH)  
501  FORMAT (' GETMOD 501-- BLOCK NAME NOT FOUND IN',  
1           ' NAMES TABLE...= ',10A1)  
      CALL HALT  
600  WRITE (2,601)  
      WRITE (5,601)  
601  FORMAT (' GETMOD 601-- IDENTIFIER TOO LONG')  
      CALL HALT  
700  WRITE (2,701)  
      WRITE (5,701)  
701  FORMAT (' GETMOD 701-- A BLANK ALWAYS FOLLOWS A ;')  
      CALL HALT
```

C
C CHECK IDTABLE FOR ERRORS, SUCCESSFULLY TERMINATE THIS
C ROUTINE IF NO ERRORS FOUND.
C

```
1000  ERRFLG=0.
      WRITE (2,1001)
      WRITE (5,1001)
1002  FORMAT (/, ' GETMOD 1002-- /, ' NODE NAME', 5X,
1           'OUTFLAG', 5X, 'INFLAG', 5X, 'HARD #')
      DO 1010 I=1,10FSIZ
          IF (IDTABLE(I,1).EQ.1BLANK) GO TO 1010
          WRITE (2,1003) (IDTABLE(I,J),J=1,MAXID2),I
          WRITE (5,1003) (INTABL(I,J),J=1,MAXID2),I
1003  FORMAT (T2,8A1,8X,I5,6X,I5,6X,I5)
          IF (IDTABLE(I,MAXID1).EQ.IDTABLE(I,MAXID2)) GO TO 1010
          WRITE (2,1005)
          WRITE (5,1005)
1005  FORMAT (' GETMOD 1005-- THE ABOVE ID DOESNT HAVE AN',
1           ' INPUT AND OUTPUT CONNECTION ')
          ERRFLG=1.
1010  CONTINUE
      WRITE (2,1020)
      WRITE (5,1020)
1020  FORMAT (1X)
      IF (ERRFLG.EQ.1.) CALL HALT
      RETURN
      END
```

<Output Text>

v
v
v
v

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

2000

```

C
C
C      SUBROUTINE NEXTID
C
C          COMMON /L1/ L1NTR, L1NTR1, L1NTR2, L1NTR3, L1NTR4, L1NTR5,
1          L1NTR6, L1NTR7, L1NTR8, L1NTR9, L1NTR10, L1NTR11, L1NTR12,
C          COMMON /L2/ L2NTR, L2NTR1, L2NTR2, L2NTR3, L2NTR4, L2NTR5,
1          L2NTR6, L2NTR7, L2NTR8, L2NTR9, L2NTR10, L2NTR11, L2NTR12,
C
C THIS ROUTINE PROVIDES A CHECK ON PICKING UP IDENTIFIERS.
C IT IS USED ONLY IF THE PERSON MAINTAINING SITE WISHES TO HAVE
C A TEST OF ID RETRIEVAL.
C
CALL LININ
5 CALL NEXTID
IF (NOID.EQ.1) GO TO 100
IF (LINE1(IDENTR).EQ.1) IDPNTR=IDENTR+2
WRITE (2,10) (LINE1(I),I=1,M'XID)
WRITE (5,10) (LINE1(I),I=1,M'XID)
10 FORMAT (T2,10A1)
GO TO 5
100 WRITE (5,101)
101 FORMAT (' NO MORE IDENTIFIERS')
RETURN
END

```



```

C
C
C
      SUBROUTINE CONNECT
C
      COMMON/IDTABL/ IDTABL(1000,10),IDPLAC,MAXID1,MAXID2,
      1 IDTSIZ
      COMMON/SISL/ LINEI(80),LINEO(80),IBLANK,IASTRA,MAXLIN,
      1 LINEND,INFLG,NOID,ENDFL
      COMMON/NODES/ LSTCON(100,8),NUMCON,NUMOUT,NUMIN,MAXCON,
      1 ICOLON
C
C PURPOSE IS TO OPERATE ON THE FIRST SISL PROGRAM CARD.
C THIS CARD SHOULD BE A "CONNECT" CARD WHICH LISTS ALL
C THE NODES COMMON TO THE SALOGS GATE LEVEL MODEL.
C
C IN ONE SENSE OUTPUT MEANS OUTPUT FROM A BLOCK
C IF A NODE IS NOTED AS BEING IN THE CONNECT LIST, IT IS
C REFERED TO AS AN INPUT TO THE SALOGS GATE LEVEL MODEL
C
C THIS ROUTINE WORKS MUCH THE SAME AS GETMOD AND WAS USED AS A
C MODEL FOR CREATING IT.
C
C FORMAT--> CONNECT OUTLIST ; INLIST
C
C
C MAKE SURE A "CONNECT" CARD IS THE FIRST SISL COMMAND CARD.
C
      CALL LINEIN
      IF (LINE(1).NE.1HC.OR.LINE(2).NE.1HO.OR.
      1     LINE(3).NE.1HN.OR.LINE(4).NE.1HN.OR.
      2     LINE(5).NE.1HE.OR.LINE(6).NE.1HC.OR.
      3     LINE(7).NE.1HT) GO TO 500
      IF (LINE(8).NE.IBLANK) GO TO 600
      OUTFLG=1.
      NUMOUT=0
      NUMCON=0
      IDPNTR=9
C
C LOOP TO GET ALL OF THE IDENTIFIERS
C
      10    CALL NEXTID
      IF (NOID.EQ.1) GO TO 400
      IF (IDPNTR.GT.LINEND) GO TO 15
C
C CHECK FOR THE OUTLIST/INLIST SEPARATOR (;
C
      IF (LINE(IDPNTR).NE.ICOLON) GO TO 15
      IF (LINE(IDPNTR+1).NE.IBLANK) GO TO 800
      OUTFLG=0.
      IDPNTR=IDPNTR+2
      IF (IDPNTR.EQ.3) NUMOUT=NUMCON
      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) IDTABL(IDPLAC,MAXID2)=1
      IF (IDPNTR.NE.3.AND.NUMCON.NE.0) NUMOUT=NUMCON+1
      IF (IDPNTR.EQ.3.OR.NUMCON.EQ.0) GO TO 10

```

```

C
C PUT THE ID INTO THE CONNECT LIST
C
15    NUMCON=NUMCON+1
      IF (COLPPLC.EQ.1) LDFBL (LDFAC,MAXID2)=1
      IF (COLPPLC.EQ.2) LDFBL (LDFAC,MAXID1)=1
      IF (NCOL>NCOLMAX) GO TO 700
      DO 20 I=1,MAXID
         LDCON(ND,I),I)=LINE1(I)
20    CONTINUE
C
C CHECK FOR DUPLICATE IDS IN THE CONNECT LIST
C
      CALL CONCHK
      GO TO 10
C
C DETERMINING WHERE THE OUTLIST ENDS AND THE
C INLIST BEGINS...PERFORM AN INFO DUMP
C
400    IF (NUMOUT.EQ.0) NUMIN=NUMCON
        IF (NUMOUT.NE.0) NUMIN=NUMCON-NUMOUT
        WRITE (2,410) NUMCON,NUMOUT,NUMIN
        WRITE (5,410) NUMCON,NUMOUT,NUMIN
410    FORMAT (/,' CONNCT 410--',/,  

           1      ' TOTAL # NODES COMMON TO SALOGS=',I10,  

           1      ' /, OUTPUT NODES TO SALOGS=      ',I10,  

           2      ' /, INPUT NODES FROM SALOGS=      ',I10)  

        IF (NUMCON.EQ.0) GO TO 475
        IF (NUMOUT.GT.0) WRITE (2,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
        IF (NUMOUT.GT.0) WRITE (5,415)
1 ((LSTCON(I,J),J=1,MAXID),I=1,NUMOUT)
415    FORMAT (//,' *** OUTLIST ***',/,100(T2,8A1,/))
        IF (NUMIN.GT.0) K=NUMOUT+1
        IF (NUMIN.GT.0) WRITE (2,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
        IF (NUMIN.GT.0) WRITE (5,420)
1 ((LSTCON(I,J),J=1,MAXID),I=K,NUMCON)
420    FORMAT (//,' *** INLIST ***',/,100(T2,8A1,/))
475    RETURN

```

C
C ERROR MESSAGES
C
500 WRITE (2,501)
WRITE (5,501)
501 FORMAT (' CONECT 501-- THE FIF CARD MUST BE A ',
1 'CONNECT CARD')
CALL HALT
600 WRITE (2,601)
WRITE (5,601)
601 FORMAT (' CONECT 601-- A BLANK MUST FOLLOW ',
1 ' "CONNECT" ')
CALL HALT
700 WRITE (2,701)
WRITE (5,701)
701 FORMAT (' CONECT 701-- TOO MANY NODES IN COMMON WITH',
1 ' THE SALOGS MODEL')
CALL HALT
800 WRITE (2,801)
WRITE (5,801)
801 FORMAT (' CONECT 801-- A BLANK MUST FOLLOW ;')
CALL HALT
END

University of Michigan

C
C
C
C SUBROUTINE C700
C
C COMPUTE THE INTEGRAL OF THE FUNCTION F(X) OVER THE INTERVAL
C [A,B] = [0,1]. THE INTEGRAL IS COMPUTED BY THE TRAPEZOIDAL RULE.
C
C INPUT: A = 0.0, B = 1.0, N = 1000000
C OUTPUT: I = INTEGRAL VALUE
C
C INITIATE
1 IF (NLT0) GO TO 10000
DO 5 1,1,N
DO 3 1,1,1000000
3 IF (X(1) .NE. 1.0) GO TO 4000000
3 COMPUTE
4000000 X(1)=X(1)+1.0/N
4000000 X(1)=X(1)+1.0/N
4 FOR I=1 TO N-1 DO 1000000 (X(I),X(I+1))
1 1000000 ON THE CORRECT GRID
1000000 X(N)=X(N)+1.0/N
1000000 GO TO 10000
5 COMPUTE
10000 RETURN
END

CONSTITUTIONS

•

2

4

REFERENCES AND NOTES

1. 1950 年 1 月 1 日，中華人民共和國成立，中國人民政治協商會議全國委員會改稱全國人民代表大會，並於此後定期召開。

REFERENCES AND NOTES

The following table gives the results of the quantitative analysis of each letter.

2. Computing actions of the centralizer

15

1

8

6

6

- 31 -

1

```

C
C
C      FUNCTION IBKPT(CHARIN)
C
C      COMMON /IBKPT/ IBKPT1,IBKPUT,IBKBLK,MAXBLK,
C      1,LBLANK,IBKPT1,IBKPUT,IBKBLK
C      COMMON /NAME/ NAME(60),L2Y,NAME1,NAME4,NAME2,NAME3,
C      1,NAME5,NAME6,NAME7(70),IBKCHR
C
C      C WILL DEVELOP A BLOC NUMBER BASED ON THE FIRST NPMISH
C      CHARACTERS IN LINE1. THIS ROUTINE IS USED FOR BLOCK NAMES.
C
C      IBKPT1=0
C      DO 10 I=1,NPMISH
C          IF (LINE1(I).EQ.IBLANK) GO TO 100
C          ICHR=LINE1(I)
C          IBKPT1=IBKPT1+ICHAR(ICHAR)+10*I*MAXNAME+IBKPT1
C 10      CONTINUE
C 100     IBKPT1=MODULO(IBKPT1,MAXBLK)
C          IBKPUT=IBKPT1
C          RETURN
C          END

```

Geometric Features

1. **What is the primary purpose of the study?**
2. **What is the study's hypothesis or research question?**
3. **What is the study's design?**
4. **What are the study's variables?**
5. **What are the study's dependent variables?**
6. **What are the study's independent variables?**
7. **What are the study's control variables?**
8. **What are the study's confounding variables?**
9. **What are the study's extraneous variables?**
10. **What are the study's extraneous variables?**

|>>>>>>>>>>>>>>>>

1. *What is your name?*

.....

1. **CHM-2**
2. **CHM-3** - **CHM-4** - **CHM-5** - **CHM-6**
3. **CHM-7** - **CHM-8** - **CHM-9**
4. **CHM-10** - **CHM-11**
5. **CHM-12** - **CHM-13**
6. **CHM-14** - **CHM-15** - **CHM-16** - **CHM-17**

1

V
V
V
V

卷之三

1
1

1

1

{}

t

1

1

1

1

•
t

6

1

6

1

THE SAILOR'S HORN (CONTINUED)

I C
I C ESTABLISHES THE POSITION OF THE FIRST MARCHER.
I C CLASSIFIES THE LINE. THIS POSITION IS USED ONLY FOR MARCHES.
I C
I C
I C ESTABLISHES COUNTS.
I C
I C ESTABLISHES COUNTS DURING CHANGES OF POSITION.
I C COUNTS THE NUMBER OF THE HIGH COUNT.

V
V
V
15

187 EUR

```

C
C
C
      FUNCTION IDPUTC(CHARS)
C
C      COMMON / IDPUTC / IDPUTC, IDPUTC1, IDPUTC2,
C      IOTSIZ
C      COMMON / LINE / LINE(80), LABEL(30), BLANK, LASTRA, MAXLIN,
C      LINEND, LINE1R, MARKD, CORD, ENDITL
C
C      C WILL DEVELOP A HASH NUMBER BASED ON THE FIRST NUCISH
C      CHARACTERS IN LINE1. THIS ROUTINE IS USED ONLY FOR RODES.
C
      IDPUT1=0
      DO 10 I=1,NUCISH
         IF (LINE1(I).EQ.BLANK) GO TO 100
         ICHR=LINE1(I)
         IDPUT1=IDPUT1+ICHAR(ICHAR)+I+MAXID+IDPUT1
10    CONTINUE
100   IDPUT1=MODULO(IDPUT1,IOTSIZ)
      IDPUT=IDPUT1
      RETURN
      END

```

SUMMARY

1. **GENERAL INFORMATION**
2. **EXPLANATION OF THE TEST**
3. **TESTS FOR DISEASE**
4. **TESTS FOR SUSCEPTIBILITY**
5. **TESTS FOR IMMUNITY**
6. **TESTS FOR THERAPY**

7. **TESTS FOR VACCINES**

8. **TESTS FOR ANTIBIOTICS**

9. **TESTS FOR DRUGS**

10. **TESTS FOR TOXINS**

11. **TESTS FOR ANTIGENS**

12. **TESTS FOR ANTIBODIES**

13. **TESTS FOR ANTIVIRALS**

14. **TESTS FOR ANTIHISTAMINES**

15. **TESTS FOR ANTIINFLAMMATORY DRUGS**

16. **TESTS FOR ANTIULCER DRUGS**

17. **TESTS FOR ANTIHYPERTENSIVE DRUGS**

18. **TESTS FOR ANTIARRHYTHMIC DRUGS**

19. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

20. **TESTS FOR ANTIHYPERTENSIVE DRUGS**

21. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

22. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

23. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

24. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

25. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

26. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

27. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

28. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

29. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

30. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

31. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

32. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

33. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

34. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

35. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

36. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

37. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

38. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

39. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

40. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

41. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

42. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

43. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

44. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

45. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

46. **TESTS FOR ANTIHYPOLIPIDEMIC DRUGS**

120

```
C
C
C
      FUNCTION MOD(NUML, NMOD)
C
C      THIS SUBROUTINE COMPUTES THE REMAINDER OF NUML/NMOD
C      THE MODULUS MUST BE A POSITIVE NUMBER/NMOD>0
C      AND MODULUS AND ALL OPERANDS ARE INTEGER
C
      FMODIN=ABS(FLOAT(CMOD))
      IF (FMODIN.LE.1.) GO TO 500
      VALUE=ABS(FLOAT(NUML))/FMODIN
      IVALUE=INT(VALUE)
      MODULUS=INT((VALUE-FLOAT(IVALEUE))*FMODIN)
      RETURN
500  WRITE (2,501) NMOD
      WRTTE (5,501) NMOD
501  FORMAT (' MODULO 501--- CAN ONLY USE A MODULUS>0.',  
1       ' PRESENT MODULUS',110)
      CALL HALT
      END
```

<--> *temp*

V

V

V

V

1.0000000000000000E+0000
1.0000000000000000E+0000
1.0000000000000000E+0000
1.0000000000000000E+0000

V

V

V

V

0.0000000000000000E+0000

0.0000000000000000E+0000

C
C
C
 PRINT(UNIT=6,ERR=100)
C
 C THIS SUBROUTINE COMPUTES THE INTEGRAL OF A FUNCTION
 C F(X) OVER THE INTERVAL [A,B] BY THE TRAPEZOIDAL RULE.
C
C CALLS: THE SUBROUTINE RAND FOR RANDOM NUMBER GENERATION.
C
 DO 10 I=1,N+1
 IF (X(I)-X(I-1)) .EQ. 1.0D-01 GO TO 20
10 CONTINUE
 RETURN
20 RETURN
30 END

1 · 2 · 3 · 4 ·

For more information about the study, please contact Dr. Michael J. Hwang at (319) 356-4000 or email at mhwang@uiowa.edu.

¹ See also the discussion of the relationship between the two concepts in the introduction.

For more information about the study, please contact Dr. Michael J. Hwang at (310) 794-3030 or via email at mhwang@ucla.edu.

Copyright © 2010 Pearson Education, Inc., publishing as Pearson Benjamin Cummings.

[View Details](#) | [Edit](#) | [Delete](#)

Digitized by srujanika@gmail.com

Digitized by srujanika@gmail.com

[View Details](#) | [Edit](#) | [Delete](#)

1 . .

C
C
C IF(PLAC>1) GO TO 100
C
C 100 NAME1=NAME1(1:1),NAME1(2:2),NAME1(3:3),
C NAME1(4:4),NAME1(5:5),NAME1(6:6),
C NAME1(7:7),NAME1(8:8),NAME1(9:9),
C NAME1(10:10),NAME1(11:11),NAME1(12:12)
C
C FIELD 11 IS THE PLAIN NAME LOCATED IN LINE 11 IN THE
C NAMES.TAB. IFPLAC=0 IF IT IS NOT FOUND.
C
IPLAC=0
ICYCLE=0
LIMIT=MAXLEN
IPLACE=1+IPLAC(IPLAC)
5 ICYCLE=ICYCLE+1
DO 10 I=IPLACE,LIMIT
 IF (NAME1(I,I+MAXLEN).EQ.BLANK) GO TO 200
 I1=I
 CALL EXIST(ANS,I1,NUMBER)
 IF (ANS.EQ.1) GO TO 100
10 CONTINUE
 IF (ICYCLE.EQ.MAXLEN)
1 (ICYCLE.EQ.1.AND.IPLACE.EQ.1)) GO TO 200
 LIMIT=IPLACE-1
 IPLACE=1
 GO TO 5
100 IFPLAC=1
200 RETURN
END

CONTINUATION

APPENDIX C

EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE
ON THE CRIMINAL OFFENCES COMMITTED IN THE CITY OF TORONTO

EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE
ON THE CRIMINAL OFFENCES COMMITTED IN THE CITY OF TORONTO

APPENDIX D

EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE

APPENDIX E

EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE

EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE
ON THE CRIMINAL OFFENCES COMMITTED IN THE CITY OF TORONTO


EXTRACTS FROM THE REPORT OF THE COMMISSIONER OF POLICE


```

C
C
C      FUNCTION LOCAL( NAME, 1)
C
C      SUBROUTINE LOCAL( NAME, 1) IS A SUBROUTINE WHICH CHECKS FOR THE EXISTENCE OF A LOCAL VARIABLE IN THE NAME TABLE FOR THE CURRENT BLOCK.
C      IF THE NAME IS FOUND, IT SETS THE INDEX I TO THE ADDRESS OF THE LOCAL VARIABLE IN THE NAME TABLE, AND SETS THE INDEX 1 TO THE LENGTH OF THE LOCAL VARIABLE.
C      IF THE NAME IS NOT FOUND, IT SETS THE INDEX I TO -1, AND SETS THE INDEX 1 TO 0.
C
C      THIS SUBROUTINE IS USED BY THE SUBROUTINE LOCALIZE TO CHECK FOR THE EXISTENCE OF A LOCAL VARIABLE IN THE NAME TABLE.
C      IF THE NAME IS FOUND, IT SETS THE INDEX I TO THE ADDRESS OF THE LOCAL VARIABLE IN THE NAME TABLE, AND SETS THE INDEX 1 TO THE LENGTH OF THE LOCAL VARIABLE.
C
C      LOCAL(0)
C      ICYCLE=0
C      LIMIT=MAX(1,1)
C      IPLAC=1,IPLAC=1
5     ICYCLE=ICYCLE+1
      DO 10 I=PLAC,LIMIT
        IF (NAME(I),NAME(I),EQ,1) GO TO 100
        I1=I
        CALL EXIST(ANL,I,NAME)
        IF (ANL.EQ.1) GO TO 500
10    CONTINUE
        IF (ICYCLE.EQ.2.0K)
1     (ICYCLE.EQ.1.AND.IPLAC.EQ.1)) GO TO 200
        LIMIT=IPLAC+1
        IPLAC=1
        GO TO 5
100   LOCAL=I
200   RETURN
500   WRITE (2,501) (LINE(I),I=1,NUM)
      WRITE (3,501) (LINE(I),I=1,NUM)
501   FORMAT (' LOCAL 501-- CANT HAVE A DUPLICAT NAME',
1           ' IN THE NAME TABLE...',10A1)
      CALL HALT
      END

```


C
C
C
C SUBROUTINE LINESP(MIN,MAX,LINE)
C
C CALLS: 1. MAXLINES(LINE,MAXLINES)
C 2. MAXLEN(MAXLEN,MAXLINES)
C 3. MAXVAL(MAXVAL,MAXLINES)
C
C CREDIT TO S. T. H. FOR BLOCKING LINE LENGTH EQUAL TO
C LENGTH OF LINE(MAX(LENGTH,1))... 0.000 1. YES
C
ANS=0.
DO 10 I=1,MAXLINES
 IF (MAXLINES(I),RL,LINE(I)) GO TO 100
10 CONTINUE
ANS=1.
100 RETURN
END





```

C
C
C      SUBROUTINE READBLK
C
C          GETS ALL THE INFORMATION NEEDED TO SET UP THE NAME TABLE,
C          FROM THE INPUT FILE. THE INPUT FILE IS IN THE FORM
C          OF A NAMELIST, WHICH IS READ BY THE SUBROUTINE READBLK,
C          LAST 3 ARGUMENTS ARE MAXBLK, MAXLN, PARM.
C
C      READS ALL THE INFORMATION BLOCK NAMES AND THE NUMBER OF
C      OUTPUT/INPUT BLOCKS REQUIRED FOR EACH. THESE ARE HASHED
C      INTO THE NAME TABLE. THE INPUT DATA FOR THIS
C      ROUTINE SHOULD RESIDE IN SUBLNM.FNC AND IS ENTERED IN A
C      FORTRAN FORMAT--> COL 1-4=NAME-BLOCK NAME (LEFT JUSTIFIED)
C                           COL 1-5=NUMBER OUTPUT BLOCK REQUIRED
C                           COL 6-10=NUMBER INPUT NOT REQUIRED
C                           COL 11-14=FUNCTIONAL SUBROUTINE NUMBER
C                           THIS IS THE ? OF EXAM?
C      (THIS IS A TWO LINE FORMAT:
C
C      LINE 1 IS LEFT JUSTIFIED
C      LINE 2 NUMBERS ARE RIGHT JUSTIFIED
C
C      IF (MAXBLK.GT.MAXLN) GO TO 700
C      WRITE (2,5)
C      WRITE (5,5)
5       FORMAT (/, ' READBLK 5--', /, ' BLOCK NAME', 5X,
1           '# OUTPUTS', 5X, '# INPUTS', 5X, '# LINKS', 5X,
2           'FNUM?', 5X, 'HASH #')
C
C      LOOP AROUND TO GET ALL BEHAVIORAL BLOCK NAMES AND
C      THEIR PARAMETERS
C
C      DO 50 N=1,MAXBLK
C          READ (20,10,END=100) (LINE1(I),I=1,MAXNAM),NOUT,NINP,
C          1             NFNUM
10     FORMAT (8A1,/,3I5)
C
C      HASH BLOCK NAME
C
C      IPLACE=LOCAL(MAXNAM)
C      IF (IPLACE.EQ.0) GO TO 53
C      DO 15 I=1,MAXNAM
C          NAMES(IPLACE,I)=LINE1(I)
15     CONTINUE
C
C      PLACE BLOCK INFORMATION INTO ITS PROPER PLACE IN THE
C      NAMES TABLE
C
C          NAMES(IPLACE,MAXNAM)=NOUT
C          NAMES(IPLACE,MAXNAM)=NINP
C          NAMES(IPLACE,MAXNAM)=NLINK
C          NAMES(IPLACE,MAXNAM)=NFNUM
C          WRITE (7,40) (NAMES(IPLACE,J),J=1,MAXNAM),IPLACE
C          WRITE (5,40) (NAMES(IPLACE,J),J=1,MAXNAM),IPLACE
40     FORMAT (T2,8A1,1IX,10,5X,15,7X,15,5X,15,6X,15)

```

```

C CBLK, N, FNUM, I, MAXBLK
C
1 IF (N.LT.1) GO TO 450
2 IF (N.GT.100) GO TO 450
3 IF (N.EQ.1) GO TO 450
4 IF (N.GT.100) GO TO 450
5 GO TO 450
6 DO 45 J=1,N
7 IF (N.EQ.1) GO TO 450
8 IF (LEN(CHAR(1:J)).NE.J) GO TO 450
9 LEN(CHAR(1:J))
10 DO 45 J=1,N
11 IF (N.EQ.1) GO TO 450
12 IF (CHAR(J).EQ.' ') GO TO 450
13 IF (CHAR(J).LT.'A'.OR.CHAR(J).GT.'Z') GO TO 450
14 IF (CHAR(J).LT.'0'.OR.CHAR(J).GT.'9') GO TO 450
15 CONTINUE
16 CONTINUE
C
C ERROR MESSAGES
C
53 WRITE (2,55) MAXBLK
54 WRITE (5,55) MAXBLK
55 FORMAT (' READUM 55-- TOO MANY BEHAVIORAL UNITS',
1      ' MAXBLK=',I10)
56 CALL HALT
100 WRITE (2,210)
101 WRITE (5,210)
210 FORMAT (1X)
220 RETURN
450 WRITE (2,451) MAXBLK
451 WRITE (5,451) MAXBLK
452 FORMAT (' READUM 451-- ONE OF THE ABOVE PARAMETERS',
1      ' =0 OR THE ? IN FNUM?>',I5)
453 CALL HALT
500 WRITE (2,501)
501 WRITE (5,501)
502 FORMAT (' READUM 501-- THE ? IN THE ABOVE FNUM? IS A',
1      ' DUPLICATE')
503 CALL HALT
600 WRITE (2,601)
601 WRITE (5,601)
602 FORMAT (' READUM 601-- THE ABOVE BLOCK NAME HAS',
1      ' INVALID CHARACTERS (A-Z,0-9 ONLY)')
603 CALL HALT
700 WRITE (2,701)
701 WRITE (5,701)
702 FORMAT (' READUM 701-- SYSTEM ERROR, MAXBLK EXCEEDS',
1      ' MAXLN. CANT USE LINE ARRAY FOR FNUM?',
2      ' DUPLICATION CHECK')
703 CALL HALT
704 END

```

APPENDIX D
SALOCS USERS GUIDE

S A L O G S U S E R ' S G U I D E

JERRY D. MCGEEZ

A
A A A A
AA AA AA AA
AAA AAA
AAAAAA|AAAAAA|
AAA AAA
AA AA
A A

SALOGS IV IS THE SANDIA LOGIC CIRCUIT SIMULATOR. THE LOGIC CIRCUIT TO BE SIMULATED MAY CONTAIN LOGIC GATES, LIBRARY LOGIC MODELS, USER DEFINED LOGIC MODELS, AND/OR USER DEFINED FUNCTIONAL MODELS. SIMULATION IS CONTROLLED BY SPECIFYING INPUTS TO THE CIRCUIT, TIME STEPS, CONDITIONS OF SIMULATION, AND WHAT IS TO BE PRINTED OUT DURING OR AFTER SIMULATION.

THE LOGIC MODELS ARE WRITTEN IN A NETWORK DESCRIPTION LANGUAGE(NDL), THE FUNCTIONAL MODELS CAN BE WRITTEN IN FORTRAN, AND THE SIMULATION CONTROL IS WRITTEN IN SALSIM.

SALOGS HAS BUILT-IN LOGIC GATE DEFINITIONS FOR THE OPERATIONS OF: AND, OR, NAND, NOR, EXCLUSIVE-OR, INVERSION, WIRED-OR, WIRED-OR WITH A PRIORITY, TRANSMISSION GATES, BUFFERS, AND MULTIPLEXERS. LOGIC GATES, LOGIC MODELS, AND FUNCTIONAL MODELS MAY BE FREELY INTERMIXED IN A GIVEN CIRCUIT.

ANSWER KEY

1) *What is the primary purpose of the U.S. Constitution?*

- A. To establish a new nation.
- B. To end the American Revolution.
- C. To provide a framework for government.
- D. To expand the boundaries of the United States.

2) *What is the name of the document that established the U.S. government?*

- A. The Declaration of Independence.
- B. The Bill of Rights.
- C. The Constitution.
- D. The Federalist Papers.

$$\Delta \left(\frac{1}{\sqrt{2}} \left(\psi_1 + \psi_2 \right) \right) = \frac{1}{\sqrt{2}} \left(\psi_1 - \psi_2 \right)$$

SYNTHETIC POLY(1,4-PHENYLENE TEREPHTHALAMIDE) POLYMERS

$$\begin{aligned}O &= 1 \\K &= C \\M &= 14 \\L &= 11\end{aligned}$$

Journal of Management Education 33(7) 879-899 © 2009 Sage Publications

¹⁴) $\approx \text{Pr}[\text{max}_{i=1}^n \hat{Y}_i \geq \hat{Y}_\text{max}] \leq \frac{\text{Pr}[\text{max}_{i=1}^n Y_i \geq Y_\text{max}]}{\text{Pr}[\text{max}_{i=1}^n \hat{Y}_i \geq \hat{Y}_\text{max}]}$, where $\hat{Y}_i = \frac{1}{n} \sum_{j=1}^n Y_{ij}$.

$$x_1 = \frac{1}{2} \left(-\frac{1}{2} + \sqrt{\frac{1}{4} + \frac{1}{2} \left(\frac{1}{2} + \sqrt{\frac{1}{4} + \frac{1}{2} \left(\frac{1}{2} + \sqrt{\frac{1}{4} + \dots} \right)} \right)} \right)$$

$\tau = T \tau'$ $\tau' = \tau$ $T = T'$

$V = V_1 \cup \dots \cup V_n$ (PROPOSITION 1.1).

THE DRAFTS OF THE CONSTITUTION OF THE UNITED STATES, WHICH WERE PREPARED BY THE COMMITTEE OF THIRTY-THREE, AND WHICH WERE APPROVED BY THE CONFEDERATE STATES IN 1861, ARE AS FOLLOWS:

COMPUTER LANGUAGE. A COMPUTER LANGUAGE IS A SET OF INSTRUCTIONS WHICH TELL THE COMPUTER WHAT TO DO. THESE INSTRUCTIONS ARE WRITTEN IN A SPECIAL CODE WHICH IS UNDERSTOOD BY THE COMPUTER. THE COMPUTER LANGUAGE IS USED TO PROGRAM THE COMPUTER TO PERFORM SPECIFIC TASKS. FOR EXAMPLE, IF YOU WANT TO MAKE A COMPUTER PRINT OUT A LIST OF NUMBERS, YOU WOULD WRITE A COMPUTER LANGUAGE PROGRAM WHICH TELLS THE COMPUTER TO PRINT OUT THE NUMBERS.

B1. CONTROL, LOAD, AND OUTPUTS

The first three types of operations in the language are control, load, and output. All of these operations are based on the concept of memory. In memory, data is stored in a sequence of locations. The address of each location is called its address. The data stored in a location is called its value. The value of a location can be changed by writing a new value into it. This is called a write operation. The value of a location can also be read by reading it. This is called a read operation.

EXAMPLES:

```
IN: X1 X2 X3  
IN: Z A,B,C  
OUT: W X,Y,Z  
OUT: Z Y,Z  
OUT: W Y,Z
```

B2. BASIC GATE AND FUNCTIONS

The last three types of operations are basic gate, function, and memory. Basic gate operations include AND, OR, NOR, NOT, AND-NOT, OR-NOT, NOR-NOT, AND-OR, OR-AND, NOR-AND, AND-NOR, OR-NOR, NOR-AND, NOR-OR, and NOT-AND. Function operations include ADD, SUBTRACT, MULTIPLY, DIVIDE, and MOD. Memory operations include READ and WRITE. The basic gate operations have two inputs and one output. The functions ADD, SUBTRACT, MULTIPLY, and DIVIDE have three inputs and one output. The functions MOD and NOT have only one input. The memory operations READ and WRITE have two inputs and two outputs. The format of the basic gate operations is as follows:

```
AND OUT X1 X2 X3  
AND OUT X1 X2  
OR OUT X1 X2 X3 X4 X5  
OR OUT X1 X2 X3 X4  
NAND OUT A,B,C,D,E  
TOD DATA CONTROL INPUT  
XOR OUT A B  
PWR REG A  
BUP REG C
```

B4. LOGIC MODELS.

BY THE END OF THE DAY, THE COUNTRY WAS IN A STATE OF PANIC. THE
SALES OF THE NEWSPAPERS WERE DOWN, AND THE STREETS WERE
CROWDED WITH PEOPLE WHO HAD BEEN DRIVEN OUT OF THEIR
HOMES BY THE FIRE. THE FIRE DEPARTMENT WAS OVERWHELMED
BY THE NUMBER OF CALLS FOR ASSISTANCE, AND THEY WERE
TRYING TO GET A GRIP ON THE SITUATION. THE FIRE
THAT WAS BURNING WAS A MASSIVE ONE, AND IT WAS
BEING FIGHTENED BY A TEAM OF BRAVE FIREFIGHTERS.

PROBLEMS	SOLVED	NOT SOLVED
1	1	1
2	1	1
3	1	1
4	1	1
5	1	1
6	1	1
7	1	1

Now, I'd like to say a few words about our own particular.

	1	1	2	3	0	1
INV	3	A	B			
TGB	2	3	C			
WORP	1	D	E	F		
DEL	0	G	H	I	J	K
INV	1	L	M	N	O	P
TGB	2	X	Y	Z		
WORP	3	1	2	3		
DEL	4	5	6	7		
INV	5	6	7	8		
TGB	6	7	8	9		
WORP	7	8	9	10		
DEL	8	9	10	11		
INV	9	10	11	12		
TGB	10	11	12	13		
WORP	11	12	13	14		
DEL	12	13	14	15		
INV	13	14	15	16		
TGB	14	15	16	17		
WORP	15	16	17	18		
DEL	16	17	18	19		
INV	17	18	19	20		
TGB	18	19	20	21		
WORP	19	20	21	22		
DEL	20	21	22	23		
INV	21	22	23	24		
TGB	22	23	24	25		
WORP	23	24	25	26		
DEL	24	25	26	27		
INV	25	26	27	28		
TGB	26	27	28	29		
WORP	27	28	29	30		
DEL	28	29	30	31		
INV	29	30	31	32		
TGB	30	31	32	33		
WORP	31	32	33	34		
DEL	32	33	34	35		
INV	33	34	35	36		
TGB	34	35	36	37		
WORP	35	36	37	38		
DEL	36	37	38	39		
INV	37	38	39	40		
TGB	38	39	40	41		
WORP	39	40	41	42		
DEL	40	41	42	43		
INV	41	42	43	44		
TGB	42	43	44	45		
WORP	43	44	45	46		
DEL	44	45	46	47		
INV	45	46	47	48		
TGB	46	47	48	49		
WORP	47	48	49	50		
DEL	48	49	50	51		
INV	49	50	51	52		
TGB	50	51	52	53		
WORP	51	52	53	54		
DEL	52	53	54	55		
INV	53	54	55	56		
TGB	54	55	56	57		
WORP	55	56	57	58		
DEL	56	57	58	59		
INV	57	58	59	60		
TGB	58	59	60	61		
WORP	59	60	61	62		
DEL	60	61	62	63		
INV	61	62	63	64		
TGB	62	63	64	65		
WORP	63	64	65	66		
DEL	64	65	66	67		
INV	65	66	67	68		
TGB	66	67	68	69		
WORP	67	68	69	70		
DEL	68	69	70	71		
INV	69	70	71	72		
TGB	70	71	72	73		
WORP	71	72	73	74		
DEL	72	73	74	75		
INV	73	74	75	76		
TGB	74	75	76	77		
WORP	75	76	77	78		
DEL	76	77	78	79		
INV	77	78	79	80		
TGB	78	79	80	81		
WORP	79	80	81	82		
DEL	80	81	82	83		
INV	81	82	83	84		
TGB	82	83	84	85		
WORP	83	84	85	86		
DEL	84	85	86	87		
INV	85	86	87	88		
TGB	86	87	88	89		
WORP	87	88	89	90		
DEL	88	89	90	91		
INV	89	90	91	92		
TGB	90	91	92	93		
WORP	91	92	93	94		
DEL	92	93	94	95		
INV	93	94	95	96		
TGB	94	95	96	97		
WORP	95	96	97	98		
DEL	96	97	98	99		
INV	97	98	99	100		
TGB	98	99	100	101		
WORP	99	100	101	102		
DEL	100	101	102	103		
INV	101	102	103	104		
TGB	102	103	104	105		
WORP	103	104	105	106		
DEL	104	105	106	107		
INV	105	106	107	108		
TGB	106	107	108	109		
WORP	107	108	109	110		
DEL	108	109	110	111		
INV	109	110	111	112		
TGB	110	111	112	113		
WORP	111	112	113	114		
DEL	112	113	114	115		
INV	113	114	115	116		
TGB	114	115	116	117		
WORP	115	116	117	118		
DEL	116	117	118	119		
INV	117	118	119	120		
TGB	118	119	120	121		
WORP	119	120	121	122		
DEL	120	121	122	123		
INV	121	122	123	124		
TGB	122	123	124	125		
WORP	123	124	125	126		
DEL	124	125	126	127		
INV	125	126	127	128		
TGB	126	127	128	129		
WORP	127	128	129	130		
DEL	128	129	130	131		
INV	129	130	131	132		
TGB	130	131	132	133		
WORP	131	132	133	134		
DEL	132	133	134	135		
INV	133	134	135	136		
TGB	134	135	136	137		
WORP	135	136	137	138		
DEL	136	137	138	139		
INV	137	138	139	140		
TGB	138	139	140	141		
WORP	139	140	141	142		
DEL	140	141	142	143		
INV	141	142	143	144		
TGB	142	143	144	145		
WORP	143	144	145	146		
DEL	144	145	146	147		
INV	145	146	147	148		
TGB	146	147	148	149		
WORP	147	148	149	150		
DEL	148	149	150	151		
INV	149	150	151	152		
TGB	150	151	152	153		
WORP	151	152	153	154		
DEL	152	153	154	155		
INV	153	154	155	156		
TGB	154	155	156	157		
WORP	155	156	157	158		
DEL	156	157	158	159		
INV	157	158	159	160		
TGB	158	159	160	161		
WORP	159	160	161	162		
DEL	160	161	162	163		
INV	161	162	163	164		
TGB	162	163	164	165		
WORP	163	164	165	166		
DEL	164	165	166	167		
INV	165	166	167	168		
TGB	166	167	168	169		
WORP	167	168	169	170		
DEL	168	169	170	171		
INV	169	170	171	172		
TGB	170	171	172	173		
WORP	171	172	173	174		
DEL	172	173	174	175		
INV	173	174	175	176		
TGB	174	175	176	177		
WORP	175	176	177	178		
DEL	176	177	178	179		
INV	177	178	179	180		
TGB	178	179	180	181		
WORP	179	180	181	182		
DEL	180	181	182	183		
INV	181	182	183	184		
TGB	182	183	184	185		
WORP	183	184	185	186		
DEL	184	185	186	187		
INV	185	186	187	188		
TGB	186	187	188	189		
WORP	187	188	189	190		
DEL	188	189	190	191		
INV	189	190	191	192		
TGB	190	191	192	193		
WORP	191	192	193	194		
DEL	192	193	194	195		
INV	193	194	195	196		
TGB	194	195	196	197		
WORP	195	196	197	198		
DEL	196	197	198	199		
INV	197	198	199	200		
TGB	198	199	200	201		
WORP	199	200	201	202		
DEL	200	201	202	203		
INV	201	202	203	204		
TGB	202	203	204	205		
WORP	203	204	205	206		
DEL	204	205	206	207		
INV	205	206	207	208		
TGB	206	207	208	209		
WORP	207	208	209	210		
DEL	208	209	210	211		
INV	209	210	211	212		
TGB	210	211	212	213		
WORP	211	212	213	214		
DEL	212	213	214	215		
INV	213	214	215	216		
TGB	214	215	216	217		
WORP	215	216	217	218		
DEL	216	217	218	219		
INV	217	218	219	220		
TGB	218	219	220	221		
WORP	219	220	221	222		
DEL	220	221	222	223		
INV	221	222	223	224		
TGB	222	223	224	225		
WORP	223	224	225	226		
DEL	224	225	226	227		
INV	225	226	227	228		
TGB	226	227	228	229		
WORP	227	228	229	230		
DEL	228	229	230	231		
INV	229	230	231	232		
TGB	230	231	232	233		
WORP	231	232	233	234		
DEL	232	233	234	235		
INV	233	234	235	236		
TGB	234	235	236	237		
WORP	235	236	237	238		
DEL	236	237	238	239		
INV	237	238	239	240		
TGB	238	239	240	241		
WORP	239	240	241	242		
DEL	240	241	242	243		
INV	241	242	243	244		
TGB	242	243	244	245		
WORP	243	244	245	246		
DEL	244	245	246	247		
INV	245					

BRUNSWICK, THE FRENCHMAN.

FUNCTIONS ARE DEFINED FROM TWO DIFFERENT, INDEPENDENT, COMPLEX
 COLLECTIONS OF RECORDS. RECORDS IN THESE ARE WRITTEN AS SUBLIST
 SEQUENCES OF ELEMENTS, WHERE ? IS AN INTEGER VALUE FROM 1 THROUGH
 634. THE POSITION NUMBER IS ATTACHED AT THE END STEP.
 THE FUNCTIONAL MODEL IS IMPLEMENTED IN THE USER MODELS
 PART OF THE INPUT DATA, IN SECTION 3 AND THE SUBROUTINE MODELS. THE
 FORMUL FOR THE HEMI-ELASTIC IS THE SAME AS FOR OTHER MODELS,
 AND CAN BE WRITTEN AS A PRODUCT OF THE INDEPENDENT MODELS.
 EQUATION (1) IS THE FORM OF THE HEMI-ELASTIC IN THE
 SECTION 3 OF THE INPUT DATA. THE FUNCTIONAL MODEL USES
 THIS RECORD TO IDENTIFY IT; THE HEADER, I/O LIST, AND END RECORDS.

1. THE COMPUTER PROGRAM IS DESIGNED TO COMPUTE THE STRENGTH OF A
2. PLATE BY THE FINITE ELEMENT METHOD. THE PLATE IS ASSUMED TO BE
3. THIN AND ISOPARAMETRIC.

4. THE COMPUTER PROGRAM IS DESIGNED FOR A PLATE OF LENGTH 10.

5. A PLATE OF LENGTH 10.
6. PLATE OF LENGTH 10.
7. PLATE OF LENGTH 10.

8. THE COMPUTER PROGRAM IS DESIGNED TO COMPUTE THE STRENGTH OF A
9. PLATE BY THE FINITE ELEMENT METHOD. THE PLATE IS ASSUMED TO BE
10. THIN AND ISOPARAMETRIC. AS FURTHER INFORMATION, THE PLATE IS
11. TO FOLD IN HALF. THE PLATE IS TO BE PLACED ON A SUPPORT.
12. PLATE OF LENGTH 10.
13. PLATE OF LENGTH 10.

- 0 FOR I = 1 TO N - 1 STEP 1.
- 1 FOR A = 1 TO M - 1 STEP 1 (COMPUTE ELEMENT MATRIX.)
- 2 FOR H = 1 TO M - 1 STEP 1 (ELEMENT MATRIX.)
- 3 FOR J = 1 TO N - 1 STEP 1.
- 4 FOR D = 1 TO M - 1 STEP 1 (ELEMENT MATRIX SLOPE.)
- 5 FOR K = 1 TO M - 1 STEP 1.
- 6 FOR L = 1 TO N - 1 STEP 1.
- 7 FOR P = 1 TO M - 1 STEP 1.

14. PLATE OF LENGTH 10.
15. PLATE OF LENGTH 10.

16. PLATE OF LENGTH 10.

17. TEST OF FUNCTION MODELS.
18. COMM/INPUT/IN(1),INPUT300
19. OUTPUT(OUT,OUT1) = INPUT(IVAR1),
20. JOINT(1) = 10
JOINT(2) = 10
JOINT(3) = 10
ROTATION
END

BS. EXAMPLE CIRCUIT.

21. CIRCUIT
C1120 1 1 2 3 0 1
* X A B
2 3 4
W 1 2 3 4
1 2 3 4
C1110 2 1 2 3 0 1
* X A B
2 3 4
W 1 2 3 4
W 1 2 3 4
1 2 3 4

INV = P 19
INV = 2
0.2 1 10 -1 1 2
P = 1 1 5
5 1 1 1 5 1 5
END
G1230 1 1 1 1 1 1 1
INV = P 19 X1
END

C) INPUT CONTROL COMMANDS (CONT'D).

NAME: SETUP - THIS COMMAND IS USED TO SET UP THE CIRCUIT FOR SIMULATION. IT IS USED TO SET THE INITIALIZATION STATE OF THE CIRCUIT.

SYNOPSIS: SETUP [INITIAL STATE] [LOGIC STATE] [TIME STEP] [NODE NUMBER] [NODE NUMBER] [NODE NUMBER] [NODE NUMBER]

POSITION FIELD

1-8	LATE
9	COMPLEMENT MARK
10-11	INITIALIZATION

A STATEMENT IS CONSIDERED A COMPLETION OF THE PREVIOUS RECORD IF AND ONLY IF THE STATE IS FOLLOWED BY
AN AND OR OR OR NOT OR A LOGIC STATE.

STATE STATEMENTS ARE FROM 1 TO 8 ALPHABETICAL CHARACTERS. IN
GENERAL, GATES AND AMPLIFIERS HAVE NODE NUMBER. LOGICAL CONDITIONS
ARE ENCODED IN PARENTHESIS AND USE THE FOLLOWING-LIKE OPERATORS OF
EQ, NE, OR, GT, LT, AND, EXR, LE, NOT, AND GE, SET OFF BY PERIODS.
LOGICAL EXPRESSIONS CAN BE COMPOSED, FOR EXAMPLE :

IF ((X1.EQ.\$STATE).OR.(TIME.GE.63)) STOP

C1. INPUT CONTROL COMMANDS

THE INPUT CONTROL COMMANDS SET THE NODES OF THE CIRCUIT
TO ONE OF THE EIGHT LOGICAL STATES. THE COMMANDS IN THIS GROUP
ARE:

IT? - WHERE T CAN BE 0,*,*1,D,X,A, OR U. THIS COMMAND
INITIALIZES ALL OF THE NODES IN THE CIRCUIT TO THE
SPECIFIED STATE. BY DEFAULT, THE CIRCUIT IS ENTIRELY
INITIALIZED TO UNKNOWN(*) AT THE BEGINNING OF EACH
SIMULATION.

RESTART - THIS COMMAND IS USED TO RESTART THE SIMULATION WITH
ALL OF THE CIRCUIT NODES INITIALIZED TO THE STATE
DETERMINED BY THE LAST STATE COMMAND IN THE CIRCUIT OR
A PRIOR SIMULATION RUN. THIS ACTUALLY READS IN THE NODE
STATES FROM A FILE CREATED BY THE DUMP COMMAND.

RESETONE - THE RESETONE COMMAND SETTING THE SPECIFIED NODE(S) TO
CIRCLE ONE. CONSIDER A NAND GATE WITH INPUTS
X1 AND X2 AND AN OUTPUT F WITH F TROUBLE AT 0 BY A
SET TO ONE. THE STATE OF F WILL REMAIN AT 0
INDEPENDENT OF THE VALUES ON THE INPUTS X1 AND X2.
AFTER A RESETONE F COMMAND THE NAND GATE AND THE
INPUTS X1 AND X2 WILL DETERMINE THE STATE OF NODE F.

RESETALL - THE RESETALL COMMAND APPLIES ONLY TO CIRCUIT INPUT NODES.
THE RESETALL COMMAND ERASES A BINARY INPUT
SEQUENCE FROM ALL OF THE CIRCUIT INPUT NODES.
THE FORMAT IS:
RESETALL [INITIAL VALUE] (S1,S2,...,SD) NODE N SEL.

$S_{\text{Q}}(1)$	$S_{\text{Q}}(2)$	$S_{\text{Q}}(3)$
1000×10^3	1000×10^3	1000×10^3
0011×10^3	0011×10^3	0011×10^3
1000×10^3	1000×10^3	1000×10^3
$\sqrt{3} \times 10^3$	1100×10^3	1100×10^3

THE BOY'S IN CAMP AND AT HOME, HOW TO SET UP A BILLY
CAMP AND HOW TO MAKE IT PAY; THE BOY'S
SCHOOLING (MATERIAL, ETC.) FOR HIS OWN GOALS, THE BOY'S
SCHOOLING IN LIFE, WHAT HE CAN DO WITH IT;
BUD BOY'S LITTLE PAPER.

EXAMINER:

SEQ-BUTY	(L, G, R)	X1, X2	TYPE	X1	X2
			1	0	0
			2	0	1
			3	1	0
			4	1	1
			5	0	0
			6	0	1

SEQ BIN	(1, 2, 3)	A, B	TIME	A	R
			1	1	1
			2	1	C
			3	0	1
			4	0	0
			5	0	0
			6	0	0

SLQ BIND (1, 2) A, B	TIME	A	B
	1	1	1
	2	1	0
	3	0	1
	4	0	0
	5	0	0
	6	0	0

SET TO -THE SEC TO COMMAND FRIGATE THE REQUESTED NUMBER(S) TO
THE GIVEN STATE(S). THIS MODE WILL REINFORCING THE
SPECIFIED STATE(S) WITH A RESPONSE OR MESSAGE THAT COMMAND
IS ENCODED AND FOR A CODE. IF THERE ARE ONE
STATE(S) NOT LISTED THE EXTRA STATES
ARE IGNORED. IF THERE ARE MORE THAN ONE STATE
STATED SEPARATELY THE LAST STATE WILL BE USED FOR
ALL OF THE STATE(S).

Ergonomics

SUP TO 1 A,B,C A,B, AND C WILL BE SET TO 1.

SET TO 30% OUT WILL BE MADE UNDEFERRED

BUS 19 IS SET TO HIGH IMPEDANCE,
XI IS SET TO 1, AND Q IS IGNORED.

C2. OUTPUT CONTROL COMMANDS

These commands control the output of simulation data or generate plots during fault analysis.

PRINT - PRINTS THE CURRENT STATE OF THE CIRCUIT. THIS IS USEFUL FOR MONITORING THE CIRCUIT DURING FAULT ANALYSIS.

HAVEON (ON OR OFF) - TURNS ON OR OFF THE FAULT ANALYSIS. THIS HAVING ON THE CIRCUIT CAN BE LEFT IN THE TRANSIENT OR FREQUENCY.

HP - 'HALT PRINTING' STOPS THE PRINTING OF THE NODE STATES SPECIFIED IN THE LAST PRINT STATEMENT.

PC - 'PRINT ONLY' PRINTS THE MESSAGE (CURRENT OR NO CHANGES) FOLLOWING PC IN THE SIMULATION OUTPUT.

PCO - 'PRINT CHANGED ONLY' PRINTS THE NODE STATES SPECIFIED IN THE LAST PC STATE BUT ONLY WHEN SOME NODE IN THE CIRCUIT CHANGES STATE.

PL (M+N) - PRINTS THE NODE STATES EVERY N Timesteps AFTER M Timesteps.

PRINT NODE NAMES - PRINTS THE STATES OF SPECIFIED NODES.

PV? - PRINTS THE LIST OF NODES IN THE STATE ?, E.G. PV* WILL LIST ALL THE NODES IN THE UNDEFINED STATE.

SP - STARTS PRINTING THAT HAS BEEN SUPPRESSED BY AN HP COMMAND.

STATES - BEGINS STATES APPLIED ANALYSIS AND INITIATES THE FAULT SIMULATION PRE-PROCESSOR. STATES APPLIED ANALYSIS LISTS WHICH FAULTS ARE NOT POTENTIALLY DETECTABLE. IT IS A REQUIRED INPUT STATE TO DETECT A FAULT. THIS PERTAINS TO A GATE. THIS STATES APPLIED ANALYSIS GIVES A QUICK UPPER BOUND ON THE FAULT COVERAGE OF A GIVEN INPUT SEQUENCE.

TITLE - PRINTS A TITLE AT THE TOP OF EACH PAGE CONSISTING OF THE LITERAL STRING (MAXIMUM OF 60 CHARACTERS) FOLLOWING THE WORD TITLE.

C3. SIMULATION CONTROL COMMANDS.

These commands control the steps of the simulation.

CALL X - CALLS SALSIM SUBROUTINE X. NO PARAMETER PASSING EXISTS AS ALL VALUES IN SALSIM ARE GLOBAL. (LIMIT OF 50 ROUTINES) THERE IS A LIMIT OF 50 SUBROUTINES IN EACH SALSIM PROGRAM.

CONTINUE - THIS IS A NO OP USED AS A LABELLED STATEMENT TO TERMINATE LOOPS OR AS A TARGET FOR A GO TO.

DO	-DOES THE ACTION.
END	-ENDS THE PROGRAM.
IF (LOGICAL EXPRESSION)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
OR (LOGICAL EXPRESSION)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
GO TO (LINE NUMBER)	-GOES TO THE LINE NUMBER.
LEAP (LINE NUMBER)	-LEAPS TO THE LINE NUMBER.
IF (LOGICAL EXPRESSION)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
THEN (LINE NUMBER)	-THEN GOES TO THE LINE NUMBER.
TRAN (LINE NUMBER)	-TRANSLATES THE LINE NUMBER.
THE (LINE NUMBER)	-THE LINE NUMBER.
XB (LINE NUMBER)	-XB LINE NUMBER.
IF? (LINE NUMBER)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
IF AND (LINE NUMBER)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
ITAN (LINE NUMBER)	-INITIALIZES THE VALUE N.
RETRN (LINE NUMBER)	-THIS REURNS STATEMENT FROM THE ROW OF THE ASSEMBLY LINE NUMBER WHICH WAS PREVIOUSLY STORED IN THE RETURN LINE.
STOP	-STOPS THE SIMULATION.
SU (LOGICAL EXPRESSION)	-SPRINGS TO THE LOGICAL EXPRESSION UNTIL THE LOGICAL EXPRESSION IS FALSE.
SUS (LOGICAL EXPRESSION)	-SPRINGS TO THE LOGICAL EXPRESSION UNTIL THE LOGICAL EXPRESSION IS TRUE.
CD	-EXTRACTS INFORMATION.
PC (LINE NUMBER)	-SET UP THE PC.
FRT (LINE NUMBER)	-SET UP THE PC.
SET (LINE NUMBER)	-SET UP THE PC.
SET PC (LINE NUMBER)	-SET UP THE PC.
SET (LINE NUMBER)	-SET UP THE PC.
IF? (LOGICAL EXPRESSION)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
IF (LOGICAL EXPRESSION)	-IF THE EXPRESSION IS TRUE, THEN DO THE ACTION.
PC ALL DOWN	-SET UP THE PC.
STOP	-STOP.
END	-END.
SUPX	-SET UP THE PC.
REFRESH (LINE NUMBER)	-REFRESH THE LINE NUMBER.
DO (LINE NUMBER)	-DO THE LINE NUMBER.
SEQ (LINE NUMBER)	-SEQUENCE THE LINE NUMBER.
SO (LINE NUMBER)	-SET UP THE LINE NUMBER.

SYNOPSIS OF THE ANALYSTIC LANGUAGE.

SYNOPSIS	CODE	DESCRIPTION
COMMAN	T84	PROGRAM
CALL	C3	CALLS A SUBROUTINE NAME.
CONTINU	C3	GO ON TO THE NEXT LINE.
DO	C3	DEFINITION OF DO STATEMENT.
DO WHILE	C3	INITIALIZE A DO STATEMENT WITH A TEST CONDITION.
DUMP	C2	PRINTS NODE INFORMATION, TIME STEP, AND ANALYSIS.
END	C3	TERMINATES A SIMULATION.
GO TO	C3	TRANSITION FROM ONE TO ANOTHER STATEMENT.
HAZARD	C2	TURN ON OR OFF HAZARD ANALYSIS.
HP	C2	HALTS PRINTING.
IF	C3	CONDITIONAL EXECUTION OF A SIMULATION STATEMENT.
IFTHENELSE	C3	CONDITIONAL TRANSITION OF EXECUTION CONTROL.
IF?	C3	TEST FOR ANY CIRCUIT NODE WITH VALUE ?.
INIT	C1	INITIALIZE ALL NODES TO VALUE ?.
ITA	C3	INITIALIZE TIME STEP.
PR	C2	PRINT OR EXIT.
PDO	C2	PRINT NODE VALUES FOR CHANGES ONLY.
PE	C2	PRINT EVERY SO MANY TIME STEPS.
PRINT	C2	PRINT VALUES OF NODES.
PV?	C2	PRINT NODES WITH VALUE OF ?.
RESTORE	C1	RESTORE TO CIRCUIT CONTROL A "SET TO" NODE.
RETURN	C3	RETURN FROM SIMULATION ROUTINE.
SEQ	C1	SEQUENCE OF THE LARGE TIME VALUES.
SET TO	C1	SETS THE SPECIFIED NODE TO A VALUE.
SP	C2	START PRINTING NODE VALUES.
STATES	C2	START OR STOP STATES AND LOGIC ANALYSIS.
STOP	C3	STOP OR EXIT SIMULATION.
SE	C3	SIMULATE OR TEST A NODE SPECIFIED CONDITION.
SGS	C3	SIMULATE OR TEST A NODE SPECIFIED CONDITION.
TITLE	C2	PRINT A TITLE AT EACH PAGE PRINTING.

- | | |
|------|--|
| 2 | Line number too large for current record. |
| 3 | Parameter value too large for current record by factor of 10. |
| 4 | More than 60 characters in title. Truncates to 60 characters, ignoring trailing spaces. |
| 1 6) | More than 10 parameters in line. Truncates to 10. Further lines ignored. |
| 1 6) | Tag or continuation line. Truncates to 10. |
| 7 0) | Internal flag not 1 or 2. Call to this subroutine is ignored. |
| 7 02 | More than 60 variable names in current file. Truncates to 60. Excess over 60 at start. |
| 8 61 | Multiline compound statement. CONTINUE inserted to replace each beyond two. |
| 8 02 | Blank line. Ignored. |
| 8 03 | Invalid op code. CONTINUE inserted. |
| 8 04 | Internal inconsistency. Cannot insert CONTINUE following previous CONTINUE instruction. |
| 8 05 | Unrecoverable. No action taken. |
| 8 06 | Unrecoverable. No action taken. |
| 8 07 | Unrecoverable operand. Should be OFF, OFF+, or OFF-. CONTINUE inserted. |
| 8 08 | Length of option or title exceeds 60 characters. Truncates to 60. |
| 8 09 | Second element of the first (main) line has been omitted. Was assumed to be 0, n is assumed to be 1. |

- | | Line | Description |
|------|------|---|
| 8-14 | 8-14 | Process character following left parenthesis. If next character is right parenthesis, then end of expression. |
| 8-15 | 8-15 | Get next character. If it is a left parenthesis, then go to line 8-14. |
| 8-16 | 8-16 | Get next character. If it is a right parenthesis, then go to line 8-14. |
| 8-17 | 8-17 | Pop right parenthesis from stack. End of current level of logical expression. Go to line 8-1. |
| 8-18 | 8-18 | Process character following logical expression. If next character is left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-19 | 8-19 | Push code corresponding to character to preceding eight instructions. |
| 8-20 | 8-20 | Get next character. If it is a left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-21 | 8-21 | Push code corresponding to character to preceding eight instructions. |
| 8-22 | 8-22 | Get next character. If it is a left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-23 | 8-23 | Get next character. If it is a left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-24 | 8-24 | Get next character. If it is a left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-25 | 8-25 | Push code corresponding to character to preceding eight instructions. |
| 8-26 | 8-26 | Get next character. If it is a left parenthesis, then add it to stack instead of pushing up code. Go to line 8-1. |
| 8-27 | 8-27 | Get next character. Go to line 8-1. |
| 8-28 | 8-28 | Character is a right parenthesis. End of logical expression. |

	Line	Description
	8-5	Replaces a character by a blank. Line number 5, character 8.
	8-6	Replaces a character by a blank. Line number 6, character 8.
	8-7	Replaces a character by a blank. Line number 7, character 8.
	8-8	No operand. Line number 8, character 8.
	8-9	Illegal character following *, length 1. Line 9.
	8-10	Logical symbol is invalid. Consider it as a 1.
	8-11	No operand. Statement is replaced by CONTINUE.
	8-12	Internal error. Cannot locate Reference position operand. CONTINUE, line 8.
	8-13	Operator not a number, but does not start with *. CONTINUE inserted.
	8-14	Cannot locate a that should follow *. Statement replaced by CONTINUE.
	8-15	Character following * is not a. CONTINUE inserted.
	8-16	Replaces a blank followed by a. No number found. Statement replaced with CONTINUE.
	8-17	Illegal operand. * is not numeric. CONTINUE inserted.
	8-18	Six is no operand. Replaced with CONTINUE.
	8-19	No left parenthesis in line. CONTINUE inserted.
	8-20	Invalid starting value. Length not 1 or 4. CONTINUE inserted.
	8-21	Invalid starting value. One character, but not 0 or 1. CONTINUE inserted.

Line	Condition	Action
8-54	Logical expression contains invalid characters.	CONTINUE inserted.
8-55	Logical expression contains invalid characters.	CONTINUE inserted.
8-56	Logical expression contains undefined logic expression. CONTINUE inserted.	CONTINUE inserted.
8-57	Logical expression contains invalid logic expression. CONTINUE inserted.	CONTINUE inserted.
8-58	Logical expression cannot be evaluated. CONTINUE inserted.	CONTINUE inserted.
8-59	No statement follows logical condition. CONTINUE inserted.	CONTINUE inserted.
8-60	Word THEN not followed by blank in IF THEN statement. Next line inserted. CONTINUE inserted.	CONTINUE inserted.
8-61	No colon following THEN. CONTINUE inserted.	CONTINUE inserted.
8-62	Word ELSE not followed by blank in IF THEN ELSE statement. Next line inserted. CONTINUE inserted.	CONTINUE inserted.
8-63	No label following word ELSE. CONTINUE inserted.	CONTINUE inserted.
8-64	Requirement of colon is broken. CONTINUE inserted.	CONTINUE inserted.
8-65	Only one operand. Invalid format. CONTINUE inserted.	CONTINUE inserted.

	Condition	Description
8-72	Two or more operators, one of which is a CCR operator.	CCR operator must be the first operator.
8-73	Two or more operators, one of which is a CCR operator.	CCR operator must be the first operator.
8-74	Two or more operators, one of which is a CCR operator.	CCR operator must be the first operator.
8-75	More than four numbered operators in CCR.	CCR operator.
8-76	No operators in CCR.	CCR operator.
8-77	First operator is not a CCR operator.	CCR operator.
8-78	(a) First operator is not a CCR operator.	CCR operator.
8-79	(a) First operator is not a CCR operator.	CCR operator.
8-80	No variable list in CCR.	CCR operator.
8-81	No variable list in CCR.	CCR operator.
8-82	No operators in CCR.	CCR operator.
8-83	Operator list in CCR.	CCR operator.
8-84	No operators in CCR.	CCR operator.
8-85	First operator is not a CCR operator.	CCR operator.
8-86	Only one operator.	CCR operator.
8-87	Only one operator, followed by a CCR operator.	CCR operator.
8-88	More than four numbered operators in CCR.	CCR operator.

• 1 •

11

relative time may not be left open-ended. (CONT'D.)

9

For right ℓ_1 -norm, let $\mathcal{L} = \text{frob}$ operator. $\mathcal{C}(\mathcal{L})$ is sparse.

23

Particular operations found during search. CONT'D.

233 (2)

Internet servers. These often contain a mix of well-known and well-protected code, as well as user input.

230

516

CHAPTER 1. - *Introduction*.

APPENDIX
THE DIVISIONS SUGGESTED

$$G_{\mu\nu} = \partial_\mu \partial_\nu \psi - \partial_\nu \partial_\mu \psi + (\partial_\mu \partial_\nu - \partial_\nu \partial_\mu) \psi - \frac{1}{2} g_{\mu\nu} \partial_\lambda \partial^\lambda \psi$$

PROBLEMS OF COMPUTER PROGRAMMING

{

¹ See also the discussion of the "feminist turn" in the history of women's studies in the United States in Linda K. Kerber, *Not Like Us: How Europeans have Loved, Hated, Transformed American Culture Since World War II* (New Haven, CT: Yale University Press, 1992).

8

EP-COMPUTERIZED SYSTEM

1000 *Journal of Health Politics*

14 *Journal of Health Politics, Policy and Law*

REFERENCES

III. Results and Discussion

$$\{ \Omega^1(\mathcal{X}, \mathcal{O}) \otimes \mathbb{C} \} = \text{Lie}(G)$$

$$W(\phi_1, \phi_2, \phi_3) = -\partial(\phi_1) + \partial(\phi_2)$$

W. G. BROWN, JR., M.D., F.A.C.P.
Johns Hopkins Hospital
Baltimore, Maryland

11. (Continued) *On the other hand, the following*

W. C. G. (1978) *Proc. Roy. Soc. (London)* **A**, **306**, 113-124.

Journal of the Royal Statistical Society, Series B, 1990, 50, 103–115
 © 1990 Royal Statistical Society

[1 1 3 1 1]

RÉSUMÉ

106

REVIEW

END

C
8

6

6

APPENDIX F


THE R₁ DATA

$$\left(\frac{1}{\sqrt{2}} \left(\hat{c}_1 + \hat{c}_2 \right), \frac{1}{\sqrt{2}} \left(\hat{c}_1 - \hat{c}_2 \right), \hat{c}_3 \right)$$


$$\psi^*(\psi - \phi) = \psi^*\phi + \psi^*\psi - \psi^*\phi = \psi^*\phi$$

(1977) *Wiley*, New York.

1



JOHN C. LEWIS
GENERAL SECRETARY
(INTERNATIONAL UNION)



YI

II

A

B


C


100



APR 19 1970

THE PINE BRIAR INN





107

CHAP. 17.] THE INFLUENCE OF THE STATE. 143

Dynamical and statistical models

Приложение к Указу Президента Российской Федерации

U.S. GOVERNMENT PRINTING OFFICE: 1913, 61-1000-1000

1. *What is the relationship between the two main characters?*

Geological Society, London, *Geol. Mag.*, v. 103, p. 113-121, 1966.

DATA FROM 1970-1971

DATA FROM THE 1970 CENSUS OF POPULATION / 100-724

PARA REVISÃO: CONCEPÇÕES DE TECNOLOGIA DA INFORMAÇÃO

總計在本年一月一日以前，中國人被殺者，約有二千五百人。

AD-A100 784

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOLS--ETC F/6 9/2
A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESI--ETC(U)
DEC 80 P G RAETH

UNCLASSIFIED AFIT/GCS/EE/80D-12

NL

3 10 3
46
11/09/92

END
DATE
FILED
7 81
DTIC

APPENDIX II
RUNNING SALOCS/SISL

TO EXTRACT THE SISL FILE FROM TROPIC:

EX SISL.

TO COMPILE A SALOGS SYSTEM EXERCISING PROGRAM:

```
.run dlink  
/ots:anonhar/segment:LOW/COMMON:50000 ~  
ACKEN,ROM,LIB,NETWK  
HOMRSHAR/SAVE/G  
RUN NETWK
```

TO COMPILE A SALOGS SYSTEM EXERCISING PROGRAM:

```
.run dlink  
/ots:anonhar/segment:LOW/COMMON:50000 ~  
SALSIM  
SALSL4/SAVE/G  
RUN SALSIM
```

TO RUN THE TWO PREVIOUSLY COMPILED PROGRAMS:

```
LOAD %"COMMON:100000" SIMUL,FUNCS,LATEST,150M10,TERM,ACKSUB/LIB,ACKEN  
SAVE SIMUL  
RUN SIMUL
```

THE SEVERAL NAMES USED HERE ARE USER DEFINED PROGRAM NAMES EXCEPT:

LOAD, COMMON, OTS, HOMRSHAR, SEGMENT, LOW, DLINK, SAVE, RUN, EX, G

DETAILS OF THEIR MEANING MAY BE DERIVED BY CONSULTING THE CURRENT

DEC SYSTEM 10 OPERATING SYSTEMS MANUAL.

GLOSSARY

Block- a functional level of modeling which ignores the future contents of a device model. This module simply delivers as output the the "SUSY" word or the default word.

Block box- a functional level of modeling which ignores the future contents of a device model. This module simply delivers as output the the "SUSY" word or the default word.

Cores- a computers' internal memory. Their main include swap-out disk storage space and memory space which instructions are directly executed.

CPU Time- time spent by the central processor during the execution of a given job.

Functional level modeling- specifies the connections between behavioral models. It will combine the capabilities of several behavioral models. This level employs structural and behavioral modeling.

Gate level modeling- modeling using the basic logical primitives such as AND, OR, NOT, etc. This level is more concerned with the actual operation of a chip given undefined inputs.

Intermix- to use two or more ideas, or simulations at the same time.

Library- a series of computer subprograms accessible by any number of calling programs. These programs contain operations which are common to the calling programs.

Link- to connect to. If a computer program is loaded into memory, it can consist of code the parts of which have been written independently of it.

Logical Link- Program subroutine can be called in any given order. One must define that order as well as make the subroutines available to the calling program.

Macro- perhaps the most confusing word. As a level of modeling, it refers to the big picture of the interconnections and performance of logic subsystems. As a piece of software, it is a block of code which the compiler or assembler can place at any of several specified locations of a program.

Procedure- the procedure by which the phrases in a string of characters are associated with the component pieces of the language grammar while generating the string [i.e., *loop*].

Register Transfer modeling- defining the operation of a digital system by specifying how and when data is passed.

Run Time Options- The options used to define the different features of the simulation process. These can be set at the beginning of the run or later in the run by the optional parameter.

Structure 1 Level modeling- defines the interconnection of signal paths.

Setup Modes- A SALOGS node may be given a starting, never to change value by the designer. This value will remain regardless of the simulation produced value.

Subsystem- a part of a complete digital unit. For example: a ROM is a subsystem to a computer memory.

Wall Time- the total time the computer has control of a given program. This time starts the instant a job first enters the execute queue and the moment it enters the final output queue.

VITA

Peter G. Raeth was born on 10 July 1951 in Jackson Michigan, the son of Nicholas Conrad Raeth and Theresia Roehm Raeth. In 1970 he enlisted in the United States Air Force. He was Honorably Discharged in 1976. In 1975 he graduated from the Trident Technical College at Hanahan South Carolina with an Associate in Electronics Engineering Technology. That same year he began the four year engineering program taught by the University of South Carolina at Columbia. During the period 1975-1979 he studied digital engineering, attended USAF-ROTC, and worked as a free-lance consultant in software applications, twice publishing his research. In 1979 he graduated with a Bachelor of Science in Electrical Engineering and was commissioned a Second Lieutenant USAFR. He is a member of Tau Beta Pi, Eta Kappa Nu, and Omicron Delta Kappa. His first assignment was to attend, in residence, the Masters program in Computer Engineering given by the Department of Electrical Engineering of the Air Force Institute of Technology at Wright-Patterson Air Force Base Ohio.

Permanent Mailing Address:

2Lt Peter G. Raeth
5752 Chatham Avenue
Hanahan, S.C., 29406

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM															
1. REPORT NUMBER AFIT/GCS/EE/80D-12	2. GOVT ACCESSION NO. <i>AD-A100 784</i>	3. RECIPIENT'S CATALOG NUMBER															
4. TITLE (and Subtitle) A FUNCTIONAL LEVEL PREPROCESSOR FOR COMPUTER AIDED DIGITAL DESIGN	5. TYPE OF REPORT & PERIOD COVERED MS THESIS																
7. AUTHOR(s) PETER G. RAETH	6. PERFORMING ORG. REPORT NUMBER																
9. PERFORMING ORGANIZATION NAME AND ADDRESS AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN) WRIGHT-PATTERSON AFB OH 45433	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS																
11. CONTROLLING OFFICE NAME AND ADDRESS AIR FORCE INSTITUTE OF TECHNOLOGY (AFIT-EN) WRIGHT-PATTERSON AFB OH 45433	12. REPORT DATE DECEMBER 1980																
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)	13. NUMBER OF PAGES																
	15. SECURITY CLASS. (of this report) UNCLASSIFIED																
	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE																
16. DISTRIBUTION STATEMENT (of this Report) APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED																	
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)																	
18. SUPPLEMENTARY NOTES Approved for public release; <i>Fredric C. Lynch</i> Fredric C. Lynch, Major USAF Director of Public Affairs 1 JUN 1981																	
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) <table style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">MODELING</td> <td style="width: 33%;">COMPUTER-AIDED DESIGN</td> <td style="width: 33%;">RAM</td> </tr> <tr> <td>SIMULATION</td> <td>SALOGS</td> <td>ROM</td> </tr> <tr> <td>DIGITAL</td> <td>SISL</td> <td>MODELING LANGUAGES</td> </tr> <tr> <td>BEHAVIOR MODELING</td> <td>GATE LEVEL MODELING</td> <td>DIGITAL SYSTEMS-SIMULATION</td> </tr> <tr> <td>FUNCTIONAL MODELING</td> <td>DECODERS</td> <td>SIMULATION LANGUAGES</td> </tr> </table>			MODELING	COMPUTER-AIDED DESIGN	RAM	SIMULATION	SALOGS	ROM	DIGITAL	SISL	MODELING LANGUAGES	BEHAVIOR MODELING	GATE LEVEL MODELING	DIGITAL SYSTEMS-SIMULATION	FUNCTIONAL MODELING	DECODERS	SIMULATION LANGUAGES
MODELING	COMPUTER-AIDED DESIGN	RAM															
SIMULATION	SALOGS	ROM															
DIGITAL	SISL	MODELING LANGUAGES															
BEHAVIOR MODELING	GATE LEVEL MODELING	DIGITAL SYSTEMS-SIMULATION															
FUNCTIONAL MODELING	DECODERS	SIMULATION LANGUAGES															
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) SEE PAGE 191																	

There are several standard approaches to level of abstraction in digital system design. One approach can be described as "top-down" modeling. This approach starts at the functional level, and the designer can model his system in terms of functional blocks and their interconnections. The functional models can be behavioral models or primitive models. Behavioral models are usually gate-level models which are linked to a gate-level simulator's input language. This permits the mixing of behavioral models with gate-level models in the same system structure. The combination of processes (element models or primitives) and their structure (interconnections) can be exercised all at one time during a single simulation session. From the start, there came forth an obvious method which could be used to intermix the several levels of modeling.

Two separate pieces of software were written to implement a specific solution to the above stated situation. SISL, Structural Interface to the Salops language was created. This is a functional level preprocessor to SALOPS (Saladi's logic simulator) which is an eight-state, ROM, gate-level digital system simulator. SISL will accept functional level system descriptions and convert them to a form acceptable to SALOPS.

The other effort was the building of a functional level modeling library. This library consists of three behavior models: a 4-to-16 decoder, a 2048 x 8 ROM, and 256 x 8 RAM. These models are designed to be used in a functional level/gate level model of a digital system and will link to the SALOPS run-time system. Together, these two programs (SISL and the modeling library) provide the easy use of the top-down approach to digital system design.

1.1. PROGRAM

NAME:

FUNCTION:

IMPLEMENTATION LANGUAGE:

